Skip to content

Issues: alexforencich/verilog-axi

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort

Issues list

axil_fifo
#82 opened Aug 23, 2024 by 0TulipRose0
about AXI DMA
#76 opened May 8, 2024 by zengzhengqi0524
About AXI_FULL_CDC
#74 opened Mar 30, 2024 by LZR1567
about axi_ram
#73 opened Mar 23, 2024 by nViol3t
About the solution for deadlocks
#70 opened Feb 21, 2024 by omeag
about tb
#69 opened Feb 18, 2024 by Unicorn619
About width missmatch
#68 opened Feb 14, 2024 by a60626316
Timing issues with axi_dma_wr
#67 opened Jan 24, 2024 by KireinaHoro
about axi_ram design specification
#63 opened Dec 8, 2023 by Maani02
about AXI_VFIFO
#59 opened Sep 24, 2023 by Monster-Kee
axi_interconnect Synthesis
#55 opened May 10, 2023 by GGbang2
ProTip! What’s not been updated in a month: updated:<2024-11-11.