[HW] Draft PR for Implementing Ara on FPGA#146

Closed

hossein1387 wants to merge 8 commits intopulp-platform:mainfrom PolyMTL-Gr2m:feat.fpga

+656

Commits on Feb 27, 2023

[fusesoc] Add fusesoc core file for synthesis in Xilinx FPGAs

hossein1387
authored and
Elisabeth Humblet
committed
[hardware] Add building blocks for FPGA implementation of Ara

hossein1387
authored and
Elisabeth Humblet
committed
[hardware] Set ara's cache size from top level

hossein1387
authored and
Elisabeth Humblet
committed
[fpga] 🎨 Remove trailing white spaces

hossein1387
authored and
Elisabeth Humblet
committed
update gitignore
Elisabeth Humblet
committed

Commits on Feb 28, 2023

[fusesoc] :ok_hand update Ara lane files
Elisabeth Humblet
committed

Commits on Mar 27, 2023

[fpga] 👌 Add Alveo U280 board and change config
Elisabeth Humblet
committed

Commits on May 9, 2023

[fpga] Add Alveo U280 constraints
Elisabeth Humblet
committed