Skip to content

Update outdated naming (#2686) #6079

Update outdated naming (#2686)

Update outdated naming (#2686) #6079

Triggered via push November 28, 2024 12:02
Status Success
Total duration 1h 20m 14s
Artifacts 50

main.yml

on: push
Matrix: build-binaries
Emit Workflow Info
0s
Emit Workflow Info
Style check
1m 32s
Style check
Verify README Correctness (Installation From Sources)
43m 51s
Verify README Correctness (Installation From Sources)
Matrix: Large Designs Tests / opentitan_parse_report
Matrix: Parsing Tests / parsing-tests
Large Designs Tests  /  Ibex (Vivado synthesis)
6m 27s
Large Designs Tests / Ibex (Vivado synthesis)
Large Designs Tests  /  Ibex (F4PGA synthesis)
11m 10s
Large Designs Tests / Ibex (F4PGA synthesis)
Large Designs Tests  /  Opentitan 9d82960888 (synthesis)
33m 0s
Large Designs Tests / Opentitan 9d82960888 (synthesis)
Large Designs Tests  /  Opentitan (synthesis)
1h 6m
Large Designs Tests / Opentitan (synthesis)
Large Designs Tests  /  VeeR-EH1 (synthesis)
5m 10s
Large Designs Tests / VeeR-EH1 (synthesis)
Large Designs Tests  /  Black Parrot (AMD (Xilinx) FPGA synthesis)
23m 34s
Large Designs Tests / Black Parrot (AMD (Xilinx) FPGA synthesis)
Large Designs Tests  /  Black Parrot (ASIC synthesis)
41m 46s
Large Designs Tests / Black Parrot (ASIC synthesis)
Large Designs Tests  /  Black Parrot (AMD (Xilinx) with PySynlig)
41m 30s
Large Designs Tests / Black Parrot (AMD (Xilinx) with PySynlig)
Diff generated BSG Micro Designs tests  /  Parse and diff BSG Micro Designs
6m 24s
Diff generated BSG Micro Designs tests / Parse and diff BSG Micro Designs
Matrix: Formal Verification Tests / tests-formal-verification
Parsing Tests  /  Generate AST diff
1m 32s
Parsing Tests / Generate AST diff
Parsing Tests  /  Summary Generation
1m 18s
Parsing Tests / Summary Generation
Release Package
11s
Release Package
Verify README Correctness (Download And Run Release)
1m 47s
Verify README Correctness (Download And Run Release)
Fit to window
Zoom out
Zoom in

Annotations

4 warnings
Large Designs Tests / VeeR-EH1 (synthesis)
No files were found with the provided path: tests/build/chipsalliance.org_cores_VeeR_EH1_1.9/synth-vivado/chipsalliance.org_cores_VeeR_EH1_1.9.edif. No artifacts will be uploaded.
Diff generated BSG Micro Designs tests / Parse and diff BSG Micro Designs
Some generated tests differ from the reference or were not generated at all. Check the test statuses in the workflow summary or `bsg_micro_designs_summary.md` in the artifacts.
Large Designs Tests / Black Parrot (ASIC synthesis)
No files were found with the provided path: build third_party/OpenROAD-flow-scripts/logs third_party/OpenROAD-flow-scripts/reports third_party/OpenROAD-flow-scripts/results. No artifacts will be uploaded.
Large Designs Tests / Opentitan (synthesis)
No files were found with the provided path: tests/build/lowrisc_systems_custom_tiny_chip_custom_tiny_nexysvideo_0.1/synth-yosys/lowrisc_systems_custom_tiny_chip_custom_tiny_nexysvideo_0.1.edif. No artifacts will be uploaded.

Artifacts

Produced during runtime
Name Size
binaries-asan
292 MB
binaries-package
23.2 MB
binaries-plugin
41.7 MB
binaries-pysynlig
651 MB
binaries-release
42 MB
bp_e_bp_unicore_cfg.edif
3.92 MB
bsg-logs
5.57 MB
bsg-outputs
1.73 MB
formal-verification-logs-simple
18.8 MB
formal-verification-logs-sv2v
62.9 MB
formal-verification-logs-yosys
50.7 MB
lowrisc_ibex_top_artya7_surelog_0.1.bit
105 KB
lowrisc_systems_top_earlgrey_nexysvideo_0.1.bit
616 KB
opentitan-logs-full
4.57 MB
opentitan-logs-quick
829 KB
opentitan-synlig.ast
133 MB
plots_binaries-asan
67.7 KB
plots_binaries-package
34.8 KB
plots_binaries-plugin
30.1 KB
plots_binaries-pysynlig
73.6 KB
plots_binaries-release
32.2 KB
plots_blackparrot_synth_asic
246 KB
plots_blackparrot_synth_xilinx
146 KB
plots_blackparrot_synth_xilinx_python
239 KB
plots_build_tools
79.4 KB
plots_formal_verification_simple
104 KB
plots_formal_verification_sv2v
99.3 KB
plots_formal_verification_yosys
91.6 KB
plots_ibex_synth
47.3 KB
plots_ibex_synth_f4pga
79.7 KB
plots_opentitan_9d82960888_synth
188 KB
plots_opentitan_parse_report_full
98.3 KB
plots_opentitan_parse_report_quick
46 KB
plots_opentitan_synth
352 KB
plots_tests_asan_read_systemverilog
224 KB
plots_tests_asan_read_uhdm
166 KB
plots_tests_plugin_read_systemverilog
38.2 KB
plots_tests_plugin_read_uhdm
34.9 KB
plots_tests_release_read_systemverilog
35.2 KB
plots_tests_release_read_uhdm
35.1 KB
plots_veer_synth
36.3 KB
python_bp_e_bp_unicore_cfg.edif
3.92 MB
results_parsing_tests_asan_read_systemverilog Expired
1.6 MB
results_parsing_tests_asan_read_uhdm Expired
1.81 MB
results_parsing_tests_plugin_read_systemverilog Expired
1.53 MB
results_parsing_tests_plugin_read_uhdm Expired
1.78 MB
results_parsing_tests_release_read_systemverilog Expired
1.48 MB
results_parsing_tests_release_read_uhdm Expired
1.73 MB
tools
39.2 MB
top_artya7.bit
119 KB