Skip to content

Actions: chipsalliance/Surelog

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
30 workflow run results
30 workflow run results

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

DO NOT MERGE: Changes to verify plugin with ref_typespec changes
main #5584: Pull request #3866 opened by hs-apotell
September 19, 2023 19:52 2h 25m 6s Apotell:rttsplugin
September 19, 2023 19:52 2h 25m 6s
DO NOT MERGE: Changes to verify plugin with ref_typespec changes
yosys-systemverilog-plugin #1668: Pull request #3866 opened by hs-apotell
September 19, 2023 19:52 24m 5s Apotell:rttsplugin
September 19, 2023 19:52 24m 5s
Issues #3862, #3863: Typespec assignment problems
yosys-systemverilog-plugin #1667: Pull request #3865 synchronize by hs-apotell
September 19, 2023 09:27 31m 5s Apotell:Issues
September 19, 2023 09:27 31m 5s
Issues #3862, #3863: Typespec assignment problems
main #5583: Pull request #3865 synchronize by hs-apotell
September 19, 2023 09:27 57m 25s Apotell:Issues
September 19, 2023 09:27 57m 25s
Merge pull request #3864 from alainmarcel/alainmarcel-patch-1
non_vendored #57: Commit f1dfa05 pushed by alaindargelas
September 18, 2023 17:09 3m 42s master
September 18, 2023 17:09 3m 42s
Merge pull request #3864 from alainmarcel/alainmarcel-patch-1
main #5582: Commit f1dfa05 pushed by alaindargelas
September 18, 2023 17:09 2h 15m 28s master
September 18, 2023 17:09 2h 15m 28s
Merge pull request #3864 from alainmarcel/alainmarcel-patch-1
yosys-systemverilog-plugin #1666: Commit f1dfa05 pushed by alaindargelas
September 18, 2023 17:09 14m 56s master
September 18, 2023 17:09 14m 56s
Update UHDM
yosys-systemverilog-plugin #1665: Pull request #3864 opened by alaindargelas
September 18, 2023 17:09 1m 8s alainmarcel:alainmarcel-patch-1
September 18, 2023 17:09 1m 8s
Update UHDM
main #5581: Pull request #3864 opened by alaindargelas
September 18, 2023 17:09 1h 26m 25s alainmarcel:alainmarcel-patch-1
September 18, 2023 17:09 1h 26m 25s
Merge pull request #3861 from alainmarcel/alainmarcel-patch-1
main #5580: Commit ab3c664 pushed by alaindargelas
September 16, 2023 17:22 2h 13m 50s master
September 16, 2023 17:22 2h 13m 50s
Merge pull request #3861 from alainmarcel/alainmarcel-patch-1
non_vendored #56: Commit ab3c664 pushed by alaindargelas
September 16, 2023 17:22 3m 21s master
September 16, 2023 17:22 3m 21s
Merge pull request #3861 from alainmarcel/alainmarcel-patch-1
yosys-systemverilog-plugin #1664: Commit ab3c664 pushed by alaindargelas
September 16, 2023 17:22 30m 48s master
September 16, 2023 17:22 30m 48s
report non-synth construct only in used modules
main #5579: Pull request #3861 opened by alaindargelas
September 16, 2023 17:22 1h 43m 44s alainmarcel:alainmarcel-patch-1
September 16, 2023 17:22 1h 43m 44s
report non-synth construct only in used modules
yosys-systemverilog-plugin #1663: Pull request #3861 opened by alaindargelas
September 16, 2023 17:22 30m 32s alainmarcel:alainmarcel-patch-1
September 16, 2023 17:22 30m 32s
Merge pull request #3860 from Apotell/logsci
non_vendored #55: Commit 07664e0 pushed by alaindargelas
September 16, 2023 17:07 4m 35s master
September 16, 2023 17:07 4m 35s
Merge pull request #3860 from Apotell/logsci
main #5578: Commit 07664e0 pushed by alaindargelas
September 16, 2023 17:07 15m 26s master
September 16, 2023 17:07 15m 26s
Merge pull request #3860 from Apotell/logsci
yosys-systemverilog-plugin #1662: Commit 07664e0 pushed by alaindargelas
September 16, 2023 17:07 30m 54s master
September 16, 2023 17:07 30m 54s
Merge pull request #3859 from Apotell/rttsbase
non_vendored #54: Commit 73ab95e pushed by alaindargelas
September 16, 2023 17:06 22s master
September 16, 2023 17:06 22s
Merge pull request #3859 from Apotell/rttsbase
yosys-systemverilog-plugin #1661: Commit 73ab95e pushed by alaindargelas
September 16, 2023 17:06 31m 35s master
September 16, 2023 17:06 31m 35s
Merge pull request #3859 from Apotell/rttsbase
main #5577: Commit 73ab95e pushed by alaindargelas
September 16, 2023 17:06 33s master
September 16, 2023 17:06 33s
Update workflow to match target name change in CMakeLists.txt
yosys-systemverilog-plugin #1660: Pull request #3860 opened by hs-apotell
September 16, 2023 08:58 30m 24s Apotell:logsci
September 16, 2023 08:58 30m 24s
Update workflow to match target name change in CMakeLists.txt
main #5576: Pull request #3860 opened by hs-apotell
September 16, 2023 08:58 56m 43s Apotell:logsci
September 16, 2023 08:58 56m 43s
Sort capnp factories, ref_typespec, and naming consistency
main #5575: Pull request #3859 opened by hs-apotell
September 16, 2023 07:43 1h 1m 25s Apotell:rttsbase
September 16, 2023 07:43 1h 1m 25s
Sort capnp factories, ref_typespec, and naming consistency
yosys-systemverilog-plugin #1659: Pull request #3859 opened by hs-apotell
September 16, 2023 07:43 33m 6s Apotell:rttsbase
September 16, 2023 07:43 33m 6s
Merge pull request #3858 from timkpaine/tkp/antlr4
yosys-systemverilog-plugin #1658: Commit 2493853 pushed by alaindargelas
September 16, 2023 05:09 33m 51s master
September 16, 2023 05:09 33m 51s