Skip to content

Actions: chipsalliance/Surelog

Actions

yosys-systemverilog-plugin

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
yosys-plugin.yml
12 workflow run results
12 workflow run results

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

DO NOT MERGE: Changes to verify plugin with ref_typespec changes yosys-systemverilog-plugin #1668: Pull request #3866 opened by hs-apotell
September 19, 2023 19:52 24m 5s Apotell:rttsplugin
Apotell:rttsplugin
September 19, 2023 19:52 24m 5s
Issues #3862, #3863: Typespec assignment problems yosys-systemverilog-plugin #1667: Pull request #3865 synchronize by hs-apotell
September 19, 2023 09:27 31m 5s Apotell:Issues
Apotell:Issues
September 19, 2023 09:27 31m 5s
Merge pull request #3864 from alainmarcel/alainmarcel-patch-1 yosys-systemverilog-plugin #1666: Commit f1dfa05 pushed by alaindargelas
September 18, 2023 17:09 14m 56s master
master
September 18, 2023 17:09 14m 56s
Update UHDM yosys-systemverilog-plugin #1665: Pull request #3864 opened by alaindargelas
September 18, 2023 17:09 1m 8s alainmarcel:alainmarcel-patch-1
alainmarcel:alainmarcel-patch-1
September 18, 2023 17:09 1m 8s
Merge pull request #3861 from alainmarcel/alainmarcel-patch-1 yosys-systemverilog-plugin #1664: Commit ab3c664 pushed by alaindargelas
September 16, 2023 17:22 30m 48s master
master
September 16, 2023 17:22 30m 48s
report non-synth construct only in used modules yosys-systemverilog-plugin #1663: Pull request #3861 opened by alaindargelas
September 16, 2023 17:22 30m 32s alainmarcel:alainmarcel-patch-1
alainmarcel:alainmarcel-patch-1
September 16, 2023 17:22 30m 32s
Merge pull request #3860 from Apotell/logsci yosys-systemverilog-plugin #1662: Commit 07664e0 pushed by alaindargelas
September 16, 2023 17:07 30m 54s master
master
September 16, 2023 17:07 30m 54s
Merge pull request #3859 from Apotell/rttsbase yosys-systemverilog-plugin #1661: Commit 73ab95e pushed by alaindargelas
September 16, 2023 17:06 31m 35s master
master
September 16, 2023 17:06 31m 35s
Update workflow to match target name change in CMakeLists.txt yosys-systemverilog-plugin #1660: Pull request #3860 opened by hs-apotell
September 16, 2023 08:58 30m 24s Apotell:logsci
Apotell:logsci
September 16, 2023 08:58 30m 24s
Sort capnp factories, ref_typespec, and naming consistency yosys-systemverilog-plugin #1659: Pull request #3859 opened by hs-apotell
September 16, 2023 07:43 33m 6s Apotell:rttsbase
Apotell:rttsbase
September 16, 2023 07:43 33m 6s
Merge pull request #3858 from timkpaine/tkp/antlr4 yosys-systemverilog-plugin #1658: Commit 2493853 pushed by alaindargelas
September 16, 2023 05:09 33m 51s master
master
September 16, 2023 05:09 33m 51s
Build against newer versions of antlr4 (4.13 and 4.13.1) without having to manually specify jar path yosys-systemverilog-plugin #1657: Pull request #3858 opened by timkpaine
September 15, 2023 19:25 33m 3s tkp/antlr4
tkp/antlr4
September 15, 2023 19:25 33m 3s