Skip to content

Actions: chipsalliance/Surelog

Actions

yosys-systemverilog-plugin

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
yosys-plugin.yml
319 workflow runs
319 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Merge pull request #3881 from alainmarcel/alainmarcel-patch-1 yosys-systemverilog-plugin #1699: Commit e18cc9e pushed by alaindargelas
September 25, 2023 04:01 31m 44s master
master
September 25, 2023 04:01 31m 44s
size bug yosys-systemverilog-plugin #1698: Pull request #3881 opened by alaindargelas
September 25, 2023 04:01 34m 26s alainmarcel:alainmarcel-patch-1
alainmarcel:alainmarcel-patch-1
September 25, 2023 04:01 34m 26s
Merge pull request #3880 from alainmarcel/alainmarcel-patch-1 yosys-systemverilog-plugin #1697: Commit e83d01f pushed by alaindargelas
September 24, 2023 17:21 31m 18s master
master
September 24, 2023 17:21 31m 18s
Bump version yosys-systemverilog-plugin #1696: Pull request #3880 opened by alaindargelas
September 24, 2023 16:26 31m 59s alainmarcel:alainmarcel-patch-1
alainmarcel:alainmarcel-patch-1
September 24, 2023 16:26 31m 59s
Merge pull request #3878 from alainmarcel/alainmarcel-patch-1 yosys-systemverilog-plugin #1695: Commit da6b39d pushed by alaindargelas
September 24, 2023 06:38 31m 54s master
master
September 24, 2023 06:38 31m 54s
Upgrade to version 1.75 yosys-systemverilog-plugin #1694: Pull request #3879 opened by hs-apotell
September 24, 2023 06:20 31m 33s Apotell:nv
Apotell:nv
September 24, 2023 06:20 31m 33s
const prop bits yosys-systemverilog-plugin #1693: Pull request #3878 opened by alaindargelas
September 24, 2023 05:14 32m 27s alainmarcel:alainmarcel-patch-1
alainmarcel:alainmarcel-patch-1
September 24, 2023 05:14 32m 27s
Merge pull request #3877 from alainmarcel/alainmarcel-patch-1 yosys-systemverilog-plugin #1692: Commit 4f043e7 pushed by alaindargelas
September 24, 2023 03:43 30m 49s master
master
September 24, 2023 03:43 30m 49s
log updates yosys-systemverilog-plugin #1691: Pull request #3877 opened by alaindargelas
September 24, 2023 03:43 31m 7s alainmarcel:alainmarcel-patch-1
alainmarcel:alainmarcel-patch-1
September 24, 2023 03:43 31m 7s
Merge pull request #3876 from Apotell/lint yosys-systemverilog-plugin #1690: Commit 4b85aec pushed by alaindargelas
September 24, 2023 02:59 30m 59s master
master
September 24, 2023 02:59 30m 59s
Issue #3870, #3873: Fix windows CI target and swap out uhdm-dump yosys-systemverilog-plugin #1689: Pull request #3876 opened by hs-apotell
September 24, 2023 02:09 31m 52s Apotell:lint
Apotell:lint
September 24, 2023 02:09 31m 52s
Merge pull request #3875 from chipsalliance/revert-3874-lint yosys-systemverilog-plugin #1688: Commit 9fac24f pushed by alaindargelas
September 23, 2023 17:57 31m 34s master
master
September 23, 2023 17:57 31m 34s
Revert "Issue #3870, #3873: Fix windows CI target and swap out uhdm-dump" yosys-systemverilog-plugin #1687: Pull request #3875 opened by alaindargelas
September 23, 2023 17:57 31m 25s revert-3874-lint
revert-3874-lint
September 23, 2023 17:57 31m 25s
Merge pull request #3874 from Apotell/lint yosys-systemverilog-plugin #1686: Commit 7b7e26e pushed by alaindargelas
September 23, 2023 17:39 30m 23s master
master
September 23, 2023 17:39 30m 23s
Issue #3870, #3873: Fix windows CI target and swap out uhdm-dump yosys-systemverilog-plugin #1685: Pull request #3874 synchronize by hs-apotell
September 23, 2023 09:50 30m 29s Apotell:lint
Apotell:lint
September 23, 2023 09:50 30m 29s
Issue #3870, #3873: Fix windows CI target and swap out uhdm-dump yosys-systemverilog-plugin #1684: Pull request #3874 opened by hs-apotell
September 23, 2023 06:00 33m 44s Apotell:lint
Apotell:lint
September 23, 2023 06:00 33m 44s
Merge pull request #3871 from Apotell/names yosys-systemverilog-plugin #1683: Commit 49632f1 pushed by alaindargelas
September 22, 2023 21:18 32m 15s master
master
September 22, 2023 21:18 32m 15s
Add property to track end labels for scopes yosys-systemverilog-plugin #1682: Pull request #3871 synchronize by hs-apotell
September 22, 2023 18:19 35m 52s Apotell:names
Apotell:names
September 22, 2023 18:19 35m 52s
Merge pull request #3872 from Apotell/unions yosys-systemverilog-plugin #1681: Commit 0218651 pushed by alaindargelas
September 22, 2023 04:37 24m 0s master
master
September 22, 2023 04:37 24m 0s
struct_net::Typespec could be union_typespec yosys-systemverilog-plugin #1680: Pull request #3872 synchronize by hs-apotell
September 22, 2023 01:09 24m 0s Apotell:unions
Apotell:unions
September 22, 2023 01:09 24m 0s
struct_net::Typespec could be union_typespec yosys-systemverilog-plugin #1679: Pull request #3872 opened by hs-apotell
September 22, 2023 01:03 7m 38s Apotell:unions
Apotell:unions
September 22, 2023 01:03 7m 38s
Add property to track end labels for scopes yosys-systemverilog-plugin #1678: Pull request #3871 opened by hs-apotell
September 21, 2023 20:18 25m 3s Apotell:names
Apotell:names
September 21, 2023 20:18 25m 3s
Merge pull request #3869 from Apotell/useful yosys-systemverilog-plugin #1677: Commit 3840bfb pushed by alaindargelas
September 20, 2023 23:14 25m 17s master
master
September 20, 2023 23:14 25m 17s
Merge pull request #3868 from Apotell/rtts yosys-systemverilog-plugin #1676: Commit 7cb11f2 pushed by alaindargelas
September 20, 2023 23:13 25m 3s master
master
September 20, 2023 23:13 25m 3s
Introducing ref_typespec, parallel to ref_obj for referencing typespecs yosys-systemverilog-plugin #1675: Pull request #3868 synchronize by hs-apotell
September 20, 2023 20:46 24m 40s Apotell:rtts
Apotell:rtts
September 20, 2023 20:46 24m 40s
ProTip! You can narrow down the results and go further in time using created:<2023-09-20 or the other filters available.