-
Notifications
You must be signed in to change notification settings - Fork 76
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
export DMI signals #259
export DMI signals #259
Conversation
c904260
to
3b95872
Compare
input logic [31:0] dmi_uncore_rdata | ||
input logic [31:0] dmi_uncore_rdata, | ||
|
||
output logic dmi_active |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
[verible-verilog-format] reported by reviewdog 🐶
output logic dmi_active | |
output logic dmi_active |
3b95872
to
2de28b8
Compare
… access This integrates changes from caliptra-rtl: chipsalliance/caliptra-rtl@22c08e1 Signed-off-by: Wojciech Sipak <[email protected]>
This integrates changes from caliptra-rtl: chipsalliance/caliptra-rtl@4117344 Signed-off-by: Wojciech Sipak <[email protected]>
Signed-off-by: Wojciech Sipak <[email protected]>
8e09a67
to
2d86816
Compare
Links to coverage and verification reports for this PR (#259) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/ |
1 similar comment
Links to coverage and verification reports for this PR (#259) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/ |
LGTM! |
This PR aims to resolve #257