Skip to content

Commit

Permalink
Add a dmi_active output signal
Browse files Browse the repository at this point in the history
This integrates changes from caliptra-rtl:
chipsalliance/caliptra-rtl@4117344
  • Loading branch information
wsipak committed Nov 7, 2024
1 parent 5f34911 commit 2de28b8
Show file tree
Hide file tree
Showing 3 changed files with 10 additions and 3 deletions.
5 changes: 4 additions & 1 deletion design/el2_veer_wrapper.sv
Original file line number Diff line number Diff line change
Expand Up @@ -441,7 +441,8 @@ import el2_pkg::*;
output logic dmi_uncore_wr_en,
output logic [ 6:0] dmi_uncore_addr,
output logic [31:0] dmi_uncore_wdata,
input logic [31:0] dmi_uncore_rdata
input logic [31:0] dmi_uncore_rdata,
output logic dmi_active
/* verilator coverage_on */
);

Expand Down Expand Up @@ -930,6 +931,8 @@ import el2_pkg::*;
.dmi_uncore_rdata (dmi_uncore_rdata)
);

always_comb dmi_active = dmi_en;

`ifdef RV_ASSERT_ON
// to avoid internal assertions failure at time 0
initial begin
Expand Down
3 changes: 2 additions & 1 deletion testbench/tb_top.sv
Original file line number Diff line number Diff line change
Expand Up @@ -1308,7 +1308,8 @@ veer_wrapper rvtop_wrapper (
.dmi_uncore_wr_en (),
.dmi_uncore_addr (),
.dmi_uncore_wdata (),
.dmi_uncore_rdata ()
.dmi_uncore_rdata (),
.dmi_active ()

);

Expand Down
5 changes: 4 additions & 1 deletion testbench/veer_wrapper.sv
Original file line number Diff line number Diff line change
Expand Up @@ -357,7 +357,9 @@ module veer_wrapper
output logic dmi_uncore_wr_en,
output logic [ 6:0] dmi_uncore_addr,
output logic [31:0] dmi_uncore_wdata,
input logic [31:0] dmi_uncore_rdata
input logic [31:0] dmi_uncore_rdata,

output logic dmi_active
);

el2_mem_if mem_export ();
Expand All @@ -380,6 +382,7 @@ module veer_wrapper
el2_veer_wrapper rvtop (
.el2_mem_export(mem_export.veer_sram_src),
.dmi_core_enable(dmi_core_enable),
.dmi_active(dmi_active),
.*
);

Expand Down

0 comments on commit 2de28b8

Please sign in to comment.