Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

tools/riscv-dv: add a separate testlist.yaml #176

Merged

Conversation

fkokosinski
Copy link
Contributor

@fkokosinski fkokosinski commented Jun 5, 2024

This PR adds a separate testlist suite, with only one specified PMP test for now. The PMP test can be selected by setting the RISCV_DV_TEST variable:

RISCV_DV_TEST=riscv_pmp_test RISCV_DV_SIM=<sim> make generate run

@fkokosinski fkokosinski force-pushed the fkokosinski/59782-riscv-dv-extension branch 2 times, most recently from cf5143d to e9ffb0a Compare June 6, 2024 12:58
Copy link

github-actions bot commented Jun 6, 2024

Links to coverage and verification reports for this PR (#176) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

2 similar comments
Copy link

github-actions bot commented Jun 6, 2024

Links to coverage and verification reports for this PR (#176) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

Copy link

github-actions bot commented Jun 7, 2024

Links to coverage and verification reports for this PR (#176) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

This commit adds a separate testlist suite, with only one specified
PMP test for now.

The PMP test can be selected by setting the `RISCV_DV_TEST` variable:

    RISCV_DV_TEST=riscv_pmp_test RISCV_DV_SIM=<sim> make generate run

Signed-off-by: Filip Kokosinski <[email protected]>
Copy link

github-actions bot commented Jun 7, 2024

Links to coverage and verification reports for this PR (#176) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

@fkokosinski fkokosinski force-pushed the fkokosinski/59782-riscv-dv-extension branch from 15ad9e9 to 2ad22bb Compare June 7, 2024 11:17
Copy link

github-actions bot commented Jun 7, 2024

Links to coverage and verification reports for this PR (#176) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

@tmichalak
Copy link
Collaborator

LGTM

@tmichalak tmichalak merged commit 455648f into chipsalliance:main Jun 7, 2024
172 checks passed
@tmichalak tmichalak deleted the fkokosinski/59782-riscv-dv-extension branch June 11, 2024 16:31
@tmichalak tmichalak restored the fkokosinski/59782-riscv-dv-extension branch June 11, 2024 16:31
@tmichalak tmichalak deleted the fkokosinski/59782-riscv-dv-extension branch October 22, 2024 13:35
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants