-
Notifications
You must be signed in to change notification settings - Fork 1
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Add DIMC and CGRA blocks #52
Conversation
Bump @Konste11ation and @IveanEx @Konste11ation when you synthesize, could you please use the Also before doing |
Okie. After passing the CI I will try to run the synthesis with 4 clusters and the extra 32 GPIO pads. |
9a23882
to
0114848
Compare
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Since all bugs are fixed, I will approve this PR! 🥳🥳
Thanks @Konste11ation and @IveanEx ! |
* cfg: update hemaia configs * cfg: add snax cgra * cfg: add snax dimc * cfg: add hemaia tapeout version * cfg: replace unverilatable cgra * cfg: typo * cfg: update order of clusters * cfg: update order for hemaia_tapeout * cfg: change mem size to 128kb * cfg: update register count for gemmXdma * cfg: fix user width
* cfg: update hemaia configs * cfg: add snax cgra * cfg: add snax dimc * cfg: add hemaia tapeout version * cfg: replace unverilatable cgra * cfg: typo * cfg: update order of clusters * cfg: update order for hemaia_tapeout * cfg: change mem size to 128kb * cfg: update register count for gemmXdma * cfg: fix user width Co-authored-by: Ryan Antonio <[email protected]>
This PR adds the DIMC and CGRA modules.
Major TODO:
NOTE:
There is a big problem with the CGRA built with HLS. The SV constructs for pack and unpacked ports are not valid for Verilator. It only works for Questa. I verified that the CGRA builds and synthesizes (got results for it). But Verilator itself does not compile. This should work though.