Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add DIMC and CGRA blocks #52

Merged
merged 11 commits into from
Oct 1, 2024
Merged

Add DIMC and CGRA blocks #52

merged 11 commits into from
Oct 1, 2024

Conversation

rgantonio
Copy link

@rgantonio rgantonio commented Oct 1, 2024

This PR adds the DIMC and CGRA modules.

Major TODO:

  • Add DIMC
  • Add CGRA
  • Add to hemaia config
  • Check if test builds correctly

NOTE:
There is a big problem with the CGRA built with HLS. The SV constructs for pack and unpacked ports are not valid for Verilator. It only works for Questa. I verified that the CGRA builds and synthesizes (got results for it). But Verilator itself does not compile. This should work though.

@rgantonio rgantonio added the enhancement New feature or request label Oct 1, 2024
@rgantonio rgantonio self-assigned this Oct 1, 2024
@rgantonio
Copy link
Author

Bump @Konste11ation and @IveanEx

@Konste11ation when you synthesize, could you please use the hemaia_tapeout.hjson configuration. That one has all four proper clusters 😄

Also before doing compile_ultra could we both look at the library setup first just to be sure.

@Konste11ation
Copy link

Bump @Konste11ation and @IveanEx

@Konste11ation when you synthesize, could you please use the hemaia_tapeout.hjson configuration. That one has all four proper clusters 😄

Also before doing compile_ultra could we both look at the library setup first just to be sure.

Okie. After passing the CI I will try to run the synthesis with 4 clusters and the extra 32 GPIO pads.

Copy link

@IveanEx IveanEx left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Since all bugs are fixed, I will approve this PR! 🥳🥳

@rgantonio
Copy link
Author

Thanks @Konste11ation and @IveanEx !

@rgantonio rgantonio merged commit 244af92 into chip_antwerp Oct 1, 2024
2 checks passed
@rgantonio rgantonio deleted the ry/add-dimc-cgra branch October 1, 2024 12:07
IveanEx pushed a commit that referenced this pull request Nov 2, 2024
* cfg: update hemaia configs

* cfg: add snax cgra

* cfg: add snax dimc

* cfg: add hemaia tapeout version

* cfg: replace unverilatable cgra

* cfg: typo

* cfg: update order of clusters

* cfg: update order for hemaia_tapeout

* cfg: change mem size to 128kb

* cfg: update register count for gemmXdma

* cfg: fix user width
IveanEx added a commit that referenced this pull request Nov 2, 2024
* cfg: update hemaia configs

* cfg: add snax cgra

* cfg: add snax dimc

* cfg: add hemaia tapeout version

* cfg: replace unverilatable cgra

* cfg: typo

* cfg: update order of clusters

* cfg: update order for hemaia_tapeout

* cfg: change mem size to 128kb

* cfg: update register count for gemmXdma

* cfg: fix user width

Co-authored-by: Ryan Antonio <[email protected]>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
enhancement New feature or request
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants