Skip to content

Commit

Permalink
[CHANGELOG] Update Changelog
Browse files Browse the repository at this point in the history
  • Loading branch information
mp-17 committed Dec 1, 2023
1 parent 93976c2 commit c5c56ae
Showing 1 changed file with 6 additions and 0 deletions.
6 changes: 6 additions & 0 deletions CHANGELOG.md
Original file line number Diff line number Diff line change
Expand Up @@ -80,6 +80,8 @@ and this project adheres to [Semantic Versioning](http://semver.org/spec/v2.0.0.
- Reset gating registers before the integer multipliers in `vmfpu`
- Fix narrowing for `vnclip` and `vnclipu`
- NaN-box the scalar value before forwarding back to CVA6
- Filter operand queue ready_i from addrgen and sldu selectively when they should not handshake
- CI: don't check the patch directory for whitespace changes

### Added

Expand Down Expand Up @@ -189,6 +191,10 @@ and this project adheres to [Semantic Versioning](http://semver.org/spec/v2.0.0.
- Simplify the datapath of the slide unit. The `sldu` supports only powers of two, and cannot slide and reshuffle at the same time. Non-power-of-two slides are now handled with micro operations.
- Bump Verilator to v5.012
- Only allow one workflow at a time per branch/PR
- Bump CVA6 version following OpenHW Group's modification
- Bump fpnew to CVFPU
- Switch from git submodules to Bender to handle hardware dependencies
- Bump AXI, tech_cells_generic, and common_cells dependencies

## 2.2.0 - 2021-11-02

Expand Down

0 comments on commit c5c56ae

Please sign in to comment.