Skip to content

Commit

Permalink
[CHANGELOG] Update Changelog
Browse files Browse the repository at this point in the history
  • Loading branch information
@mp-17
mp-17 committed Nov 8, 2024
1 parent d61f77e commit 8153a1e
Showing 1 changed file with 1 addition and 0 deletions.
1 change: 1 addition & 0 deletions CHANGELOG.md
View file
Original file line number Diff line number Diff line change
Expand Up @@ -34,6 +34,7 @@ and this project adheres to [Semantic Versioning](http://semver.org/spec/v2.0.0.
- Add virtual->physical address translation for Ara by sharing CVA6 MMU
- Add Ara VLSU support for MMU exceptions
- Add multi-precision conv3d
- Add support for unit-stride, non-unit-stride, indexed segment memory instructions

### Changed

Expand Down

0 comments on commit 8153a1e

Please sign in to comment.