Skip to content

Commit

Permalink
[hardware] Distinguish between whole reg and segment mem ops
Browse files Browse the repository at this point in the history
  • Loading branch information
mp-17 committed Oct 31, 2024
1 parent 1ac317d commit 6a27886
Showing 1 changed file with 3 additions and 3 deletions.
6 changes: 3 additions & 3 deletions hardware/src/ara_dispatcher.sv
Original file line number Diff line number Diff line change
Expand Up @@ -2725,9 +2725,9 @@ module ara_dispatcher import ara_pkg::*; import rvv_pkg::*; #(
endcase

// Check for segment loads
if (ara_req.nf != 3'b000) begin
if (ara_req.nf != 3'b000 && insn.vmem_type.rs2 != 5'b01000) begin
if (pending_seg_mem_op_q) begin
// This is a segment store instruction
// This is a segment load instruction
is_segment_mem_op = 1'b1;
// Remove pending segment mem op when over
if (seg_mem_op_end) pending_seg_mem_op_d = 1'b0;
Expand Down Expand Up @@ -2955,7 +2955,7 @@ module ara_dispatcher import ara_pkg::*; import rvv_pkg::*; #(
endcase

// Check for segment stores
if (ara_req.nf != 3'b000) begin
if (ara_req.nf != 3'b000 && insn.vmem_type.rs2 != 5'b01000) begin
if (pending_seg_mem_op_q) begin
// This is a segment store instruction
is_segment_mem_op = 1'b1;
Expand Down

0 comments on commit 6a27886

Please sign in to comment.