Code

Parametrization step 3 part 1#1935

Code

Merged

ASintzoff merged 46 commits intoopenhwgroup:masteropenhwgroup/cva6:masterfrom ThalesSiliconSecurity:parametrizationThalesSiliconSecurity/cva6:parametrizationCopy head branch name to clipboardMar 15, 2024

+1,427-1,200

Commits

Commits on Mar 15, 2024

• move NR_SB_ENTRIES & TRANS_ID_BITS

  cathales

  committed
  1450510

• remove default rvfi_instr_t from spike.sv

  cathales

  committed
  a45fc92

• fifo_v3: ariane_pkg::FPGA_EN becomes a param

  cathales

  committed
  9d2e9e4

• move FPGA_EN

  cathales

  committed
  6e265e1

• inline wt_cache_pkg::L15_SET_ASSOC

  cathales

  committed
  0c4f509

• move wt_cache_pkg::L15_WAY_WIDTH

  cathales

  committed
  0f1fbb7

• inline wt_cache_pkg::L1I_SET_ASSOC

  cathales

  committed
  272d7a6

• inline wt_cache_pkg::L1D_SET_ASSOC

  cathales

  committed
  bdf7bab

• move wt_cache_pkg::DCACHE_CL_IDX_WIDTH

  cathales

  committed
  031ed4b

• move ICACHE_TAG_WIDTH

  cathales

  committed
  3e704f6

• move DCACHE_TAG_WIDTH

  cathales

  committed
  9d2aadd

• move ICACHE_INDEX_WIDTH

  cathales

  committed
  3579098

• move ICACHE_SET_ASSOC

  cathales

  committed
  b60fafa

• use ICACHE_SET_ASSOC_WIDTH instead of $clog2(ICACHE_SET_ASSOC)

  cathales

  committed
  52fd036

• move DCACHE_NUM_WORDS

  cathales

  committed
  842abb9

• move DCACHE_INDEX_WIDTH

  cathales

  committed
  2684002

• move DCACHE_OFFSET_WIDTH

  cathales

  committed
  40d7427

• move DCACHE_BYTE_OFFSET

  cathales

  committed
  134bd45

• move DCACHE_DIRTY_WIDTH

  cathales

  committed
  59b592c

• move DCACHE_SET_ASSOC_WIDTH

  cathales

  committed
  a65ccdc

• move DCACHE_SET_ASSOC

  cathales

  committed
  978845e

• move CONFIG_L1I_SIZE

  cathales

  committed
  bdda7d9

• move CONFIG_L1D_SIZE

  cathales

  committed
  5afa6ba

• move DCACHE_LINE_WIDTH

  cathales

  committed
  882b3f5

• move ICACHE_LINE_WIDTH

  cathales

  committed
  a2c7c35

• move ICACHE_USER_LINE_WIDTH

  cathales

  committed
  e8c0916

• move DCACHE_USER_LINE_WIDTH

  cathales

  committed
  a57505e

• DATA_USER_WIDTH = DCACHE_USER_WIDTH

  cathales

  committed
  7e6bf12

• move DCACHE_USER_WIDTH

  cathales

  committed
  00595ef

• move FETCH_USER_WIDTH

  cathales

  committed
  04b8483

• move FETCH_USER_EN

  cathales

  committed
  6531e91

• move LOG2_INSTR_PER_FETCH

  cathales

  committed
  31555c6

• move INSTR_PER_FETCH

  cathales

  committed
  e4f29c6

• move FETCH_WIDTH

  cathales

  committed
  68bf13d

• transform SSTATUS_SD and SMODE_STATUS_READ_MASK into functions

  cathales

  committed
  3bda6b5

• move [SM]_{SW,TIMER,EXT}_INTERRUPT into a structure

  cathales

  committed
  67b541b

• move SV

  cathales

  committed
  2816261

• move vm_mode_t to config_pkg

  cathales

  committed
  bfd10c1

• move MODE_SV

  cathales

  committed
  076821e

• move VPN2

  cathales

  committed
  db9b010

• move PPNW

  cathales

  committed
  3ba37d4

• move ASIDW

  cathales

  committed
  067b3ce

• move ModeW

  cathales

  committed
  60671c2

• move XLEN_ALIGN_BYTES

  cathales

  committed
  6083d9b

• move DATA_USER_EN

  cathales

  committed
  87b6247

• format: apply verible

  cathales

  committed
  95e0714