Skip to content
View kabazoka's full-sized avatar
5 followers · 10 following

Achievements

Achievement: QuickdrawAchievement: Pull Shark

Achievements

Achievement: QuickdrawAchievement: Pull Shark

Highlights

  • Pro

Block or report kabazoka

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
kabazoka/README.md

Hi there, I'm Hao

Welcome to my GitHub profile! I'm passionate about coding, open-source, and continuous learning. Here's a bit about me:

About Me

  • Name: Hao Chen
  • Profession: Software Developer
  • Interests: Digital Circuit Design, FPGA for AI acceleration, CAD EDA tools, AI fields such as NLP (Natural Language Processing) LLM (Large Language Models), and Image Processing Models

Technologies & Tools

  • Languages: Python, C++, Verilog
  • Frameworks: TensorFlow, PyTorch, Keras, OpenCV
  • EDA Tools: Xilinx Vivado, Vitis HLS, Synopsys Design Compiler, VCS
  • AI Tools: Hugging Face Transformers, NLTK
  • Cloud Services: AWS

GitHub Stats

Kabazoka's GitHub Stats

How to reach me

Currently Learning

  • Advanced Machine Learning algorithms
  • FPGA-based AI acceleration techniques
  • Contributing to open-source projects

Let's Connect!

Feel free to reach out to me if you want to collaborate on projects, discuss technology, or just say hi!

From kabazoka

Pinned Loading

  1. Wirelength-Driven-Detailed-Macro-Placement-with-Force-Directed-Method Wirelength-Driven-Detailed-Macro-Placement-with-Force-Directed-Method Public

    Solution for 2022 ICCAD Problem D: Wirelength Driven Detailed Macro Placement

    Makefile 9

  2. ViT-Accelerator ViT-Accelerator Public

    Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.

    C++ 4 1

  3. RGBFL-Py RGBFL-Py Public

    Python scripts for image processing methods specifically designed for CFA based ePaper(E Ink Kaleido) equipped with RGB Front light panel.

    Python

  4. NTU-Special-Project-on-AAHLS NTU-Special-Project-on-AAHLS Public

    Repo for the course of Application Acceleration with High-Level Synthesis

    VHDL