main

Build(deps): Bump third_party/yosys from `98b4aff` to `6f3376c` (#2684) #6075

Sign in to view logs

Triggered via push November 28, 2024 10:47

main

Status Cancelled

Total duration 28m 8s

Artifacts 38

main.yml

on: push

Matrix: build-binaries

Emit Workflow Info

Verify README Correctness (Installation From Sources)

Matrix: Large Designs Tests / opentitan_parse_report

Matrix: Parsing Tests / parsing-tests

Large Designs Tests / Ibex (Vivado synthesis)

Large Designs Tests / Ibex (F4PGA synthesis)

Large Designs Tests / Opentitan 9d82960888 (synthesis)

Large Designs Tests / Opentitan (synthesis)

Large Designs Tests / VeeR-EH1 (synthesis)

Large Designs Tests / Black Parrot (AMD (Xilinx) FPGA synthesis)

Large Designs Tests / Black Parrot (ASIC synthesis)

Large Designs Tests / Black Parrot (AMD (Xilinx) with PySynlig)

Diff generated BSG Micro Designs tests / Parse and diff BSG Micro Designs

Matrix: Formal Verification Tests / tests-formal-verification

Parsing Tests / Generate AST diff

Parsing Tests / Summary Generation

Release Package

Verify README Correctness (Download And Run Release)

Annotations

26 errors and 2 warnings

Large Designs Tests / Black Parrot (AMD (Xilinx) FPGA synthesis)

Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/heads/main' exists

Large Designs Tests / Black Parrot (AMD (Xilinx) FPGA synthesis)

The operation was canceled.

Verify README Correctness (Installation From Sources)

Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/heads/main' exists

Verify README Correctness (Installation From Sources)

The operation was canceled.

Large Designs Tests / Black Parrot (ASIC synthesis)

Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/heads/main' exists

Large Designs Tests / Black Parrot (ASIC synthesis)

The operation was canceled.

Large Designs Tests / Ibex (F4PGA synthesis)

Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/heads/main' exists

Large Designs Tests / Ibex (F4PGA synthesis)

The operation was canceled.

Large Designs Tests / Opentitan parsing (full/top-down)

Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/heads/main' exists

Large Designs Tests / Opentitan parsing (full/top-down)

The operation was canceled.

Large Designs Tests / Black Parrot (AMD (Xilinx) with PySynlig)

Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/heads/main' exists

Large Designs Tests / Black Parrot (AMD (Xilinx) with PySynlig)

The operation was canceled.

Parsing Tests / Test read_systemverilog asan

Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/heads/main' exists

Parsing Tests / Test read_systemverilog asan

The operation was canceled.

Large Designs Tests / Opentitan 9d82960888 (synthesis)

Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/heads/main' exists

Large Designs Tests / Opentitan 9d82960888 (synthesis)

The operation was canceled.

Formal Verification Tests / simple

Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/heads/main' exists

Formal Verification Tests / simple

The operation was canceled.

Formal Verification Tests / sv2v

Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/heads/main' exists

Formal Verification Tests / sv2v

The operation was canceled.

Large Designs Tests / Opentitan (synthesis)

Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/heads/main' exists

Large Designs Tests / Opentitan (synthesis)

The operation was canceled.

Formal Verification Tests / yosys

Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/heads/main' exists

Formal Verification Tests / yosys

The operation was canceled.

Parsing Tests / Test read_uhdm asan

Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/heads/main' exists

Parsing Tests / Test read_uhdm asan

The operation was canceled.

Large Designs Tests / VeeR-EH1 (synthesis)

No files were found with the provided path: tests/build/chipsalliance.org_cores_VeeR_EH1_1.9/synth-vivado/chipsalliance.org_cores_VeeR_EH1_1.9.edif. No artifacts will be uploaded.

Diff generated BSG Micro Designs tests / Parse and diff BSG Micro Designs

Some generated tests differ from the reference or were not generated at all. Check the test statuses in the workflow summary or `bsg_micro_designs_summary.md` in the artifacts.

Artifacts

Produced during runtime

Name	Size
binaries-asan	292 MB
binaries-package	23.2 MB
binaries-plugin	41.7 MB
binaries-pysynlig	651 MB
binaries-release	42 MB
bsg-logs	5.57 MB
bsg-outputs	1.73 MB
lowrisc_ibex_top_artya7_surelog_0.1.bit	105 KB
opentitan-logs-quick	830 KB
plots_binaries-asan	85.4 KB
plots_binaries-package	92.3 KB
plots_binaries-plugin	77.5 KB
plots_binaries-pysynlig	109 KB
plots_binaries-release	78 KB
plots_blackparrot_synth_asic	77.7 KB
plots_blackparrot_synth_xilinx	76.7 KB
plots_blackparrot_synth_xilinx_python	80.1 KB
plots_build_tools	78.7 KB
plots_ibex_synth	45.8 KB
plots_ibex_synth_f4pga	82.3 KB
plots_opentitan_9d82960888_synth	75.2 KB
plots_opentitan_parse_report_full	79.3 KB
plots_opentitan_parse_report_quick	44.9 KB
plots_opentitan_synth	73.7 KB
plots_tests_asan_read_systemverilog	82.3 KB
plots_tests_asan_read_uhdm	81.4 KB
plots_tests_plugin_read_systemverilog	35.9 KB
plots_tests_plugin_read_uhdm	34.7 KB
plots_tests_release_read_systemverilog	34 KB
plots_tests_release_read_uhdm	34.7 KB
plots_veer_synth	36.9 KB
results_parsing_tests_asan_read_systemverilog Expired	330 KB
results_parsing_tests_asan_read_uhdm Expired	522 KB
results_parsing_tests_plugin_read_systemverilog Expired	1.53 MB
results_parsing_tests_plugin_read_uhdm Expired	1.78 MB
results_parsing_tests_release_read_systemverilog Expired	1.49 MB
results_parsing_tests_release_read_uhdm Expired	1.73 MB
tools	39.2 MB