Skip to content

Commit

Permalink
Remove redeclared signals
Browse files Browse the repository at this point in the history
Internal-tag: [#60812]
  • Loading branch information
kiryk committed Jul 26, 2024
1 parent 0a00e2c commit 01b4d13
Showing 1 changed file with 0 additions and 5 deletions.
5 changes: 0 additions & 5 deletions testbench/tb_top.sv
Original file line number Diff line number Diff line change
Expand Up @@ -256,7 +256,6 @@ module tb_top #(
wire [1:0] lsu_axi_rresp;
wire lsu_axi_rlast;
wire lsu_axi_awuser;
wire lsu_axi_wlast;
wire lsu_axi_wuser;
wire lsu_axi_buser;
wire lsu_axi_aruser;
Expand Down Expand Up @@ -356,7 +355,6 @@ module tb_top #(
wire [1:0] sb_axi_rresp;
wire sb_axi_rlast;
wire sb_axi_awuser;
wire sb_axi_wlast;
wire sb_axi_wuser;
wire sb_axi_buser;
wire sb_axi_aruser;
Expand Down Expand Up @@ -468,13 +466,10 @@ module tb_top #(
wire [1:0] mux_axi_rresp;
wire mux_axi_rlast;
wire mux_axi_awuser;
wire mux_axi_wlast;
wire mux_axi_wuser;
wire mux_axi_buser;
wire mux_axi_aruser;
wire mux_axi_ruser;
wire mux_axi_awregion;
wire mux_axi_arregion;

`ifdef RV_OPENOCD_TEST
axi_crossbar_wrap_2x1 #(
Expand Down

0 comments on commit 01b4d13

Please sign in to comment.