Update rvls/risc-isa-sim to their naxriscv branches

SpinalHDL · Dec 2, 2024 · 6176be7 · 6176be7
1 parent 1c50e84
commit 6176be7
Show file tree

Hide file tree

Showing 2 changed files with 2 additions and 2 deletions.
diff --git a/ext/riscv-isa-sim b/ext/riscv-isa-sim
diff --git a/ext/rvls b/ext/rvls
+8 −7		bindings/jni/rvls/jni/Frontend.java
+24 −9		bindings/spinal/rvls/spinal/Tracer.scala
+1 −1		src/coherency.cpp
+1 −0		src/context.hpp
+67 −10		src/global.hpp
+42 −22		src/hart.cpp
+12 −1		src/hart.hpp
+63 −20		src/jni_frontend.cpp