Skip to content

Actions: SpinalHDL/NaxRiscv

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
140 workflow runs
140 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

NaxRiscv update for compatibility with naxriscv branches of rvls/risc-isa-sim Scala CI #412: Pull request #128 synchronize by Dolu1990
December 11, 2024 13:54 1h 14m 13s Bill94l:updated-spike
Bill94l:updated-spike
December 11, 2024 13:54 1h 14m 13s
Update simulator for compatibility with the updated spike version Scala CI #411: Pull request #125 synchronize by Dolu1990
December 9, 2024 17:50 1h 14m 37s Bill94l:updated-spike
Bill94l:updated-spike
December 9, 2024 17:50 1h 14m 37s
Update simulator for compatibility with the updated spike version Scala CI #410: Pull request #125 synchronize by Dolu1990
December 9, 2024 17:32 14m 5s Bill94l:updated-spike
Bill94l:updated-spike
December 9, 2024 17:32 14m 5s
Revert "Revert "verilator fix attempt"" Scala CI #409: Commit 998754a pushed by Dolu1990
December 9, 2024 17:05 13m 9s tmp
tmp
December 9, 2024 17:05 13m 9s
Revert "verilator fix attempt" Scala CI #408: Commit 7532003 pushed by Dolu1990
December 9, 2024 16:26 11m 56s tmp
tmp
December 9, 2024 16:26 11m 56s
verilator fix attempt Scala CI #407: Commit 02cb70e pushed by Dolu1990
December 9, 2024 16:14 10m 42s tmp
tmp
December 9, 2024 16:14 10m 42s
Update simulator for compatibility with the updated spike version Scala CI #406: Pull request #125 synchronize by Bill94l
December 9, 2024 15:01 10m 58s Bill94l:updated-spike
Bill94l:updated-spike
December 9, 2024 15:01 10m 58s
NaxRiscv update for compatibility with naxriscv branches of rvls/risc-isa-sim Scala CI #405: Pull request #128 synchronize by Dolu1990
December 5, 2024 10:54 14m 7s Bill94l:updated-spike
Bill94l:updated-spike
December 5, 2024 10:54 14m 7s
Update simulator for compatibility with the updated spike version Scala CI #404: Pull request #125 synchronize by Dolu1990
December 5, 2024 10:54 12m 30s Bill94l:updated-spike
Bill94l:updated-spike
December 5, 2024 10:54 12m 30s
NaxRiscv update for compatibility with naxriscv branches of rvls/risc-isa-sim Scala CI #403: Pull request #128 opened by Bill94l
December 2, 2024 15:35 5m 4s Bill94l:updated-spike
Bill94l:updated-spike
December 2, 2024 15:35 5m 4s
Update rvls/risc-isa-sim to their naxriscv branches Scala CI #402: Commit 6176be7 pushed by Dolu1990
December 2, 2024 15:20 4m 59s rvls-update
rvls-update
December 2, 2024 15:20 4m 59s
Update simulator for compatibility with the updated spike version Scala CI #401: Pull request #125 synchronize by Bill94l
October 17, 2024 22:33 11m 44s Bill94l:updated-spike
Bill94l:updated-spike
October 17, 2024 22:33 11m 44s
Update simulator for compatibility with the updated spike version Scala CI #400: Pull request #125 synchronize by Bill94l
October 15, 2024 15:31 1m 7s Bill94l:updated-spike
Bill94l:updated-spike
October 15, 2024 15:31 1m 7s
Update simulator for compatibility with the updated spike version Scala CI #399: Pull request #125 opened by Bill94l
October 15, 2024 12:05 1m 10s Bill94l:updated-spike
Bill94l:updated-spike
October 15, 2024 12:05 1m 10s
Fix SocDemo emulated mapping Scala CI #398: Commit 1c50e84 pushed by Dolu1990
September 23, 2024 06:34 1h 13m 33s main
main
September 23, 2024 06:34 1h 13m 33s
Elf.scala sync Scala CI #397: Commit 5e02bf7 pushed by Dolu1990
August 23, 2024 05:54 10m 34s relative_sbt
relative_sbt
August 23, 2024 05:54 10m 34s
MulPlugin add keepMulInput/keepMulOutput Scala CI #396: Commit e7b8d64 pushed by Dolu1990
August 7, 2024 07:19 59m 34s main
main
August 7, 2024 07:19 59m 34s
Fix #121 Scala CI #395: Commit c0b5ab9 pushed by Dolu1990
August 5, 2024 09:43 58m 40s main
main
August 5, 2024 09:43 58m 40s
Fix #121 Scala CI #394: Commit 0784875 pushed by Dolu1990
August 5, 2024 08:45 48m 53s main
main
August 5, 2024 08:45 48m 53s
Merge pull request #120 from Bill94l/compressedInstructions Scala CI #393: Commit 5211920 pushed by Dolu1990
July 29, 2024 13:46 1h 13m 1s main
main
July 29, 2024 13:46 1h 13m 1s
Handle Illegal RVC Instructions and Mask Upper Bits in mtval for RVC Traps Scala CI #392: Pull request #120 opened by Bill94l
July 26, 2024 07:22 1h 13m 20s Bill94l:compressedInstructions
Bill94l:compressedInstructions
July 26, 2024 07:22 1h 13m 20s
Merge pull request #117 from Bill94l/memoryMapping Scala CI #391: Commit d6115eb pushed by Dolu1990
July 17, 2024 12:51 1h 3m 9s main
main
July 17, 2024 12:51 1h 3m 9s
Updating the memory mapping for SocDemo Scala CI #390: Pull request #117 opened by Bill94l
July 16, 2024 17:32 58m 34s Bill94l:memoryMapping
Bill94l:memoryMapping
July 16, 2024 17:32 58m 34s
DependencyStorage status busy is now implemented in registers instead… Scala CI #389: Commit ba63ee6 pushed by Dolu1990
July 12, 2024 14:15 56m 43s main
main
July 12, 2024 14:15 56m 43s
Litex soc now use explicit async read ram blackbox Scala CI #388: Commit 43195dd pushed by Dolu1990
July 10, 2024 07:25 58m 1s main
main
July 10, 2024 07:25 58m 1s