Skip to content
View Randikaviraj's full-sized avatar
🤫
.....zzzZZ
🤫
.....zzzZZ
  • Gampaha Sri Lanka

Block or report Randikaviraj

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Randikaviraj/README.md

Hi there, I am Randika 👋


I am a Computer Engineering undergraduate passionate about processor designing with HDLs, embedded systems, system engineering, software engineering, and backend technologies. A highly capable leader, having led multiple Senior class projects to completion. Proficient in a range of modern technologies.

  • 🔭 I’m currently working on Risc V SuperScalar Processor

Anurag's GitHub stats


📫 Where ,you can find me 😉:

linkedin facebook stackoverflow


Top Langs

GitHub Activity Graph

GitHub streak stats

Pinned Loading

  1. e16-co502-RISCV-Pipeline-CPU-Implimentation-Group2 e16-co502-RISCV-Pipeline-CPU-Implimentation-Group2 Public

    Forked from cepdnaclk/e16-co502-RISCV-Pipeline-CPU-Implimentation-Group2

    This is the RISC-V ISA implementation by Group 2

    Verilog 1

  2. e16-3yp-automatic-fish-tank-control-system e16-3yp-automatic-fish-tank-control-system Public

    Forked from cepdnaclk/e16-3yp-automatic-fish-tank-control-system

    This is a third-year project by a group of students. Here we are developing a fish tank controlling device with a web app.

    Dart

  3. e16-CO328-Appointment-Scheduling-Software e16-CO328-Appointment-Scheduling-Software Public

    Forked from cepdnaclk/e16-CO328-Appointment-Scheduling-Software

    CO328 Software Engineering Project By Group 3

    Vue

  4. MIPS-single-cycle-Processor MIPS-single-cycle-Processor Public

    Verilog

  5. e16-4yp-Hardware-Cache-Switching-with-Operating-System-Context-Switches e16-4yp-Hardware-Cache-Switching-with-Operating-System-Context-Switches Public

    Forked from cepdnaclk/e16-4yp-Hardware-Cache-Switching-with-Operating-System-Context-Switches

    Verilog