Skip to content

Latest commit

 

History

History
12 lines (6 loc) · 414 Bytes

File metadata and controls

12 lines (6 loc) · 414 Bytes

Design-and-Simulation-of-NMOS-Based-OR-Gate

Two input OR gate using NMOS load and NMOS as a driver with a Propagation Delay of 2 ns

transistor level schematic for CMOS/MOS implementation:-

image

Simulation Result using Microwind 3

image