Skip to content

Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Verilog RTL Design and Simulink Testing with .wav audio files.

Notifications You must be signed in to change notification settings

KedharGuhan/Digital-Design-of-FIR-Filter

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

22 Commits
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Digital-Design-of-FIR-Filter

Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Verilog RTL Design and Simulink Testing with .wav audio files.

Design Specifications:

  • Filter Order: 50 (51 Taps)
  • Windowing Method: Hamming
  • Sampling Frequency: 44.1KHz
  • Cutoff Frequency: 3.5KHz
  • Sampled Data Input Size: 16-bit
  • Filter Coefficients Size: 16-bit
  • Filtered Data Output Size: 32-bit

Design Flow: Check the Documentation

  1. Getting Started with FIR Filter Concept
  2. System Modeling using MATLAB
  3. FIR Filter Architecure (Block Diagram)
  4. Hardware Design using Verilog
  5. Testbench and Simulation using Vivado
  6. .WAV File Filtering using Simulink

Project Files:

  1. src/fir_filter.v: verilog design
  2. tb/fir_filter_tb.v: verilog testbench
  3. tb/fir_filter_tasks.v: verilog testbench tasks
  4. simulink_test/fir_simulink_test.slx: simulink project
  5. simulink_test/fir_filter_simulink_test.v: verilog design for simulink
  6. simulink_test/signal.wav: original signal audio file for simulink
  7. simulink_test/ noise.wav: noise signal audio file for simulink
  8. Digital Design of FIR Filter.pdf: project documentation

FIR Cover1

About

Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Verilog RTL Design and Simulink Testing with .wav audio files.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Verilog 100.0%