Skip to content

Commit

Permalink
Fix bugs in multichip testbench
Browse files Browse the repository at this point in the history
  • Loading branch information
IveanEx committed Nov 25, 2024
1 parent d60401e commit 0eafe4f
Show file tree
Hide file tree
Showing 3 changed files with 3 additions and 3 deletions.
2 changes: 1 addition & 1 deletion Bender.local
Original file line number Diff line number Diff line change
Expand Up @@ -6,4 +6,4 @@ overrides:
axi: { path: hw/vendor/pulp_platform_axi }
common_cells: { git: https://github.com/pulp-platform/common_cells.git, version: 1.31.1 }
register_interface: { git: https://github.com/pulp-platform/register_interface.git, version: 0.4.2 }
tech_cells_generic: { git: https://github.com/KULeuven-MICAS/tech_cells_generic.git, version: 0.2.15 }
tech_cells_generic: { git: https://github.com/KULeuven-MICAS/tech_cells_generic.git, version: 0.2.16 }
2 changes: 1 addition & 1 deletion Bender.yml
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ dependencies:
opentitan_peripherals: { path: hw/vendor/pulp_platform_opentitan_peripherals }
register_interface: { git: https://github.com/pulp-platform/register_interface.git, version: 0.3.8 }
snitch_cluster: { git: https://github.com/KULeuven-MICAS/snax_cluster.git, rev: main }
tech_cells_generic: { git: https://github.com/KULeuven-MICAS/tech_cells_generic.git, version: 0.2.15 }
tech_cells_generic: { git: https://github.com/KULeuven-MICAS/tech_cells_generic.git, version: 0.2.16 }
cluster_icache: { git: https://github.com/KULeuven-MICAS/cluster_icache.git, rev: main }
hemaia_axi_spi_slave: { git: https://github.com/KULeuven-MICAS/hemaia_axi_spi_slave.git, rev: main }

Expand Down
2 changes: 1 addition & 1 deletion target/sim_chip/Makefile
Original file line number Diff line number Diff line change
Expand Up @@ -189,7 +189,7 @@ testharness/testharness.sv: testharness/testharness.sv.tpl $(CFG)
# Verilator #
#############

${VLT_AR}: ${VLT_SOURCES} ${TB_SRCS} testharness/testharness.sv
${VLT_AR}: testharness/testharness.sv
$(call VERILATE,testharness)

# Quick sanity check, not really meant for simulation.
Expand Down

0 comments on commit 0eafe4f

Please sign in to comment.