Skip to content
View Hasan0712's full-sized avatar
  • Micro Electronics Research Lab (MERL)
  • Karachi,Sindh,Pakistan.

Block or report Hasan0712

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Single-Cycle-Risc-V-32I Single-Cycle-Risc-V-32I Public

    This repo contains Single cycle Risc V 32I processor on verilog.

    Verilog

  2. Verilog-Practice Verilog-Practice Public

    Basic circuits on verilog

    Verilog

  3. RTL-Practice RTL-Practice Public

    Verilog

  4. OpenLane_verification OpenLane_verification Public

    Verilog

  5. rv32i-sv rv32i-sv Public

    Forked from arhamhashmi01/rv32i-sv

    This repository contain the implementation of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on System Verilog

    SystemVerilog

  6. FPGA-TANG-NANO-9K FPGA-TANG-NANO-9K Public

    This repo contains practice of basic codes of logic gates and using input through buttons