Skip to content

Commit

Permalink
ace: overlay: update clock frequency
Browse files Browse the repository at this point in the history
Changing max clock frequency for FPGA configuration.

Signed-off-by: Tomasz Leman <[email protected]>
  • Loading branch information
tmleman committed Sep 11, 2023
1 parent 43c34c0 commit b8b535e
Show file tree
Hide file tree
Showing 2 changed files with 2 additions and 0 deletions.
1 change: 1 addition & 0 deletions app/overlays/lnl/fpga_overlay.conf
Original file line number Diff line number Diff line change
@@ -1,2 +1,3 @@
CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=19200000
CONFIG_DAI_DMIC_HW_IOCLK=19200000
CONFIG_XTENSA_CCOUNT_HZ=24000000
1 change: 1 addition & 0 deletions app/overlays/mtl/fpga_overlay.conf
Original file line number Diff line number Diff line change
@@ -1,2 +1,3 @@
CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=19200000
CONFIG_DAI_DMIC_HW_IOCLK=19200000
CONFIG_XTENSA_CCOUNT_HZ=24000000

0 comments on commit b8b535e

Please sign in to comment.