Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Cdns torrent phy regmap v2 #46

Open
wants to merge 6 commits into
base: ti-4.19.y
Choose a base branch
from
Open
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Original file line number Diff line number Diff line change
Expand Up @@ -7,6 +7,7 @@ the Cadence MHDP DisplayPort controller.
-------------------------------------------------------------------------------
Required properties (controller (parent) node):
- compatible : Should be "cdns,torrent-phy"
Use "ti,j721e-serdes-10g" for TI J7 SoCs
- clocks : PHY reference clock. Must contain an entry in clock-names.
See ../clocks/clock-bindings.txt for details.
- clock-names : Must be "refclk"
Expand Down
2 changes: 1 addition & 1 deletion arch/arm64/boot/dts/ti/k3-j721e-main.dtsi
Original file line number Diff line number Diff line change
Expand Up @@ -928,7 +928,7 @@

serdes4: serdes@5050000 {
/* XXX we also map EDP0 registers here as the PHY driver needs those... */
compatible = "cdns,torrent-phy";
compatible = "ti,j721e-serdes-10g";
reg = <0x00 0x05050000 0x0 0x00010000>, /* SERDES_10G0 */
<0x00 0x0A030A00 0x0 0x00000040>; /* DSS_EDP0_V2A_CORE_VP_REGS_APB + 30A00 */

Expand Down
Loading