Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Added new motor pwm dump (3-phase inverter) #35

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
20 changes: 20 additions & 0 deletions pwm/motor_pwm/README
Original file line number Diff line number Diff line change
@@ -0,0 +1,20 @@
-------------------------------------------------------------------------------
3-phase motor pwm signals (high and low side, active low)
-------------------------------------------------------------------------------

This is a synthetic motor pwm signal (three-phase inverter) containing high and
low side signals, which are active low (switch is active at low level).
phase U: constantly 10% duty cycle,
phase V: constantly 50% duty cycle,
phase W: constantly 90% duty cycle

It is very important to satisfy a minimum required dead-time between switching
off the high side and switching on the low side and vice-versa to prevent phase
short-circuits. This dead-time can be observed here to be ~1.4us.


Logic analyzer setup
--------------------

The logic analyzer used was a Salae Logic16 clone operated at 16MHz.

Binary file added pwm/motor_pwm/motor_pwm.sr
Binary file not shown.