Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Riscv64 ci #712

Draft
wants to merge 3 commits into
base: main
Choose a base branch
from
Draft

Riscv64 ci #712

wants to merge 3 commits into from

Conversation

vathpela
Copy link
Contributor

@vathpela vathpela commented Jan 8, 2025

This adds a CI target for riscv64 on top of #641 . When that PR is ready this will need to be rebased on top of it (or merged into it first).

xypron and others added 3 commits January 8, 2025 14:26
@xypron @vathpela
Initial RISC-V support
0fd170b 
Add what is needed to build on riscv64.

Signed-off-by: Heinrich Schuchardt <[email protected]>

This is an update to rhboot#420 which brings it in alignment with the current
upstream.

Signed-off-by: Brian 'redbeard' Harrington <[email protected]>
@brianredbeard @vathpela
bug: Remove extraneous configuration from RISC-V
0c70e01 
@davidlt and @xypron pointed out prior changed to binutils 2.42 which
added support for RISC-V EFI objects.  This reflects the upstream
preference to avoid adding additional architectures which are emitting
flat binary files via `objcopy` (i.e. `-O binary` architectures).
@vathpela
Add riscv64 CI target
0aeadfa 
This adds a cross-building CI target for 64-bit RISC V.

Signed-off-by: Peter Jones <[email protected]>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
3 participants
@vathpela @xypron @brianredbeard