Skip to content

Commit

Permalink
ci: Properly initialize Bender dependencies
Browse files Browse the repository at this point in the history
  • Loading branch information
colluca committed Nov 8, 2023
1 parent c26197a commit 4a110f0
Show file tree
Hide file tree
Showing 9 changed files with 11 additions and 8 deletions.
2 changes: 2 additions & 0 deletions .github/workflows/ci.yml
Original file line number Diff line number Diff line change
Expand Up @@ -36,6 +36,7 @@ jobs:
submodules: 'recursive'
- name: Build Software
run: |
bender vendor init
make -C target/snitch_cluster sw
- name: Build Hardware
run: |
Expand All @@ -61,6 +62,7 @@ jobs:
submodules: 'recursive'
- name: Build Software
run: |
bender vendor init
make -C target/snitch_cluster SELECT_RUNTIME=banshee sw
- name: Run Tests
env:
Expand Down
2 changes: 1 addition & 1 deletion .gitlab-ci.yml
Original file line number Diff line number Diff line change
Expand Up @@ -13,7 +13,6 @@ variables:
VERILATOR: verilator-4.110
QUESTA: questa-2022.3
LLVM_BINROOT: /usr/pack/riscv-1.0-kgf/pulp-llvm-0.12.0/bin
CLANG: /usr/pack/riscv-1.0-kgf/pulp-llvm-0.12.0/bin/clang
CARGO_TARGET_X86_64_UNKNOWN_LINUX_GNU_LINKER: /usr/pack/gcc-9.2.0-af/linux-x64/bin/gcc
LLVM_SYS_120_PREFIX: /usr/pack/llvm-12.0.1-af
CMAKE: cmake-3.18.1
Expand All @@ -22,6 +21,7 @@ before_script:
- $PYTHON -m venv .venv
- source .venv/bin/activate
- pip install -r python-requirements.txt
- $BENDER vendor init

##############
# Build docs #
Expand Down
3 changes: 2 additions & 1 deletion Makefile
Original file line number Diff line number Diff line change
Expand Up @@ -2,7 +2,8 @@
# Licensed under the Apache License, Version 2.0, see LICENSE for details.
# SPDX-License-Identifier: Apache-2.0

REGGEN = $(shell bender path register_interface)/vendor/lowrisc_opentitan/util/regtool.py
BENDER ?= bender
REGGEN = $(shell $(BENDER) path register_interface)/vendor/lowrisc_opentitan/util/regtool.py

GENERATED_DOCS_DIR = docs/generated
GENERATED_DOC_SRCS = $(GENERATED_DOCS_DIR)/peripherals.md
Expand Down
2 changes: 1 addition & 1 deletion hw/mem_interface/util/compile.sh
Original file line number Diff line number Diff line change
Expand Up @@ -10,7 +10,7 @@ set -e

[ ! -z "$VSIM" ] || VSIM=vsim

bender script vsim -t test \
$BENDER script vsim -t test \
--vlog-arg="-svinputport=compat" \
--vlog-arg="-override_timescale 1ns/1ps" \
--vlog-arg="-suppress 2583" \
Expand Down
2 changes: 1 addition & 1 deletion hw/reqrsp_interface/util/compile.sh
Original file line number Diff line number Diff line change
Expand Up @@ -10,7 +10,7 @@ set -e

[ ! -z "$VSIM" ] || VSIM=vsim

bender script vsim -t test \
$(BENDER) script vsim -t test \
--vlog-arg="-svinputport=compat" \
--vlog-arg="-override_timescale 1ns/1ps" \
--vlog-arg="-suppress 2583" \
Expand Down
2 changes: 1 addition & 1 deletion hw/snitch_cluster/util/compile.sh
Original file line number Diff line number Diff line change
Expand Up @@ -10,7 +10,7 @@ set -e

[ ! -z "$VSIM" ] || VSIM=vsim

bender script vsim -t test \
$BENDER script vsim -t test \
--vlog-arg="-svinputport=compat" \
--vlog-arg="-override_timescale 1ns/1ps" \
--vlog-arg="-suppress 2583" \
Expand Down
2 changes: 1 addition & 1 deletion hw/snitch_icache/util/compile.sh
Original file line number Diff line number Diff line change
Expand Up @@ -10,7 +10,7 @@ set -e

[ ! -z "$VSIM" ] || VSIM=vsim

bender script vsim -t test \
$BENDER script vsim -t test \
--vlog-arg="-svinputport=compat" \
--vlog-arg="-override_timescale 1ns/1ps" \
--vlog-arg="-suppress 2583" \
Expand Down
2 changes: 1 addition & 1 deletion hw/snitch_ssr/util/compile.sh
Original file line number Diff line number Diff line change
Expand Up @@ -10,7 +10,7 @@ set -e

[ ! -z "$VSIM" ] || VSIM=vsim

bender script vsim -t test \
$(BENDER) script vsim -t test \
--vlog-arg="-svinputport=compat" \
--vlog-arg="-override_timescale 1ns/1ps" \
--vlog-arg="-suppress 2583" \
Expand Down
2 changes: 1 addition & 1 deletion hw/tcdm_interface/util/compile.sh
Original file line number Diff line number Diff line change
Expand Up @@ -10,7 +10,7 @@ set -e

[ ! -z "$VSIM" ] || VSIM=vsim

bender script vsim -t test \
$BENDER script vsim -t test \
--vlog-arg="-svinputport=compat" \
--vlog-arg="-override_timescale 1ns/1ps" \
--vlog-arg="-suppress 2583" \
Expand Down

0 comments on commit 4a110f0

Please sign in to comment.