Data Generation #2032

Job	Run time
check-control-registers	24s
check-opcodes	4s
tc-gcc	24s
riscv-isa-sim	7s
tc-llvm	48s
verilator	11s
verilator-model (minpool)	6s
verilator-model (mempool)	6s
check-bootrom	9s
build-apps-gcc (minpool)	1m 6s
build-apps-gcc (mempool)	1m 7s
unit-test	2m 19s
tc-halide	7s
build-apps-llvm (minpool)	1m 2s
build-apps-llvm (mempool)	1m 8s
build-apps-halide (minpool)	38s
build-apps-halide (mempool)	37s
run-apps-gcc	0s
run-apps-halide (minpool)	36s
run-apps-halide (mempool)	3m 3s
run-apps-llvm	0s
clean-up-compile-runs (minpool)	5s
clean-up	3s
clean-up-compile-runs (mempool)	4s
	14m 14s

Provide feedback