Skip to content
lint

xilinx: Use reset signal corresponding to input polarity in sys_rst #3128

Sign in to view logs

xilinx: Use reset signal corresponding to input polarity in sys_rst

xilinx: Use reset signal corresponding to input polarity in sys_rst #3128

GitHub Actions / verible-verilog-lint succeeded Dec 16, 2024 in 0s

reviewdog [verible-verilog-lint] report

reported by reviewdog 🐶

Findings (0)
Filtered Findings (0)
View more details on GitHub Actions