Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Reworked FPGA flow for multi board / flavor support #94

Closed
wants to merge 8 commits into from
Closed

Conversation

CyrilKoe
Copy link
Contributor

@CyrilKoe CyrilKoe commented Feb 6, 2024

This PR goes with the MR 11

Changes :

  • Re-worked FPGA flow to support flavors as in Carfield. Vanilla flavor is standalone RTL only, while Block Design (bd) flavor uses Vivado to integrate more complex IPs (Ethernet). Currently, only Vanilla flow is supported and BD is a placeholder to avoid further large diffs.
  • Added Xilinx DRAM wrapper to connect different DDR controllers
  • Switched to an include-based device tree to support multiple boards/flavors of Cheshire
  • Updated CVA6-SDK pointer to boot on other boards (changes on the SPI flash driver of U-boot)
  • Added docs related to the new flow (to be verified)

CI status :

  • Genesys-2 boots

CyrilKoe and others added 4 commits January 25, 2024 13:10
…d Vivado IP simulation flow

fpga: Added ddr4 and vcu128 flow, added draft of Vivado IP simulation flow

fpga: Added VIOs

Connect VIO-generated reset signal to dram wrapper

fpga: Support of zcu102

fpga: zcu102.xdc constraint file added

fpga: zcu102 changed phy and added firsts constraints

fpga: Switching to clk_wiz and xilinx.mk

fpga: Testing ddr4

fpga: Start working on SPI driver
Co-Authored-By: Yann Picod <[email protected]>

fpga: SD card test

fpga: Rolled-back SD

fpga: Add vcu128 ci

fpga: Debug new CI

fpga: Adding artifacts management

fpga: Added ID serializer in dram_wrapper and changed a few xdc constraints

fpga: Correcting artifacts mngmt and applied new constraints to genesys2

fpga: Corrected vivado sim script

fpga: Last review updates

fpga: Last review updates 2

fpga: Updated artifact management to take select only useful envvar

fpga: Update cva6-sdk, add openocd configs, and update docs

fpga: Use https for cva6-sdk

fpga: Removed a few phonies/variable defined targets

fpga: Moved to flavoured flow
@CyrilKoe CyrilKoe self-assigned this Feb 6, 2024
@CyrilKoe CyrilKoe changed the title Reworked FPGA flow and added VCU128 support Reworked FPGA flow for multi board / flavor support Feb 12, 2024
@CyrilKoe
Copy link
Contributor Author

@paulsc96 removed VCU128 and sim folder. Todo align CI

@CyrilKoe CyrilKoe force-pushed the ck/pr2 branch 2 times, most recently from d7f0528 to 22a80cd Compare February 13, 2024 17:17
@CyrilKoe
Copy link
Contributor Author

CyrilKoe commented Feb 20, 2024

@paulsc96 vcu128 removed, this PR should be merged if possible, CI passes, changing docs now

@paulsc96
Copy link
Collaborator

paulsc96 commented Mar 1, 2024

Since #105 is converging, closing in favor of that (keeping the branch of course)

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants