Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

hw: Fix Regbus address range in AXI crossbar #86

Merged
merged 1 commit into from
Nov 22, 2023

hw: Fix regbus address map

0a6139a
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Merged

hw: Fix Regbus address range in AXI crossbar #86

hw: Fix regbus address map
0a6139a
Select commit
Loading
Failed to load commit list.
GitHub Actions / verible-verilog-lint succeeded Nov 15, 2023 in 0s

reviewdog [verible-verilog-lint] report

reported by reviewdog 🐶

Findings (0)
Filtered Findings (0)
View more details on GitHub Actions