Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Ara integration in Cheshire (2) #160

Draft
wants to merge 5 commits into
base: mp/ara-pulpv1
Choose a base branch
from

ci: test Ara's FPGA and Linux flow in the CI

dc2cbd1
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Draft

Ara integration in Cheshire (2) #160

ci: test Ara's FPGA and Linux flow in the CI
dc2cbd1
Select commit
Loading
Failed to load commit list.
GitHub Actions / verible-verilog-lint succeeded Oct 19, 2024 in 0s

reviewdog [verible-verilog-lint] report

reported by reviewdog 🐶

Findings (0)
Filtered Findings (0)
View more details on GitHub Actions