Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[WIP] Bus prototype #2174

Closed
wants to merge 18 commits into from
Closed

[WIP] Bus prototype #2174

wants to merge 18 commits into from

Conversation

georgwiese
Copy link
Collaborator

No description provided.

@georgwiese georgwiese changed the base branch from main to fix-second-stage-witgen November 29, 2024 13:26
github-merge-queue bot pushed a commit that referenced this pull request Nov 29, 2024
Cherry-picked from #2174

With this PR, we run all prover functions in parallel when solving for
the witness in `VmProcessor`. Interestingly, this didn't require any
changes to the order in which things are done: We already ran the
functions independently and applied the combined updates. So, this is a
classic map-reduce.

I think this change always makes sense, but is especially useful for the
prover functions we have to set bus accumulator values. For example, in
our RISC-V machine, the main machine has ~30 bus interactions, with a
fairly expensive prover function for each.

When used on top of #2173 and #2175, this accelerates second-stage
witness generation for the main machine from ~10s to ~6s for the example
mentioned in #2173.
github-merge-queue bot pushed a commit that referenced this pull request Nov 29, 2024
Cherry-picked from #2174

When used on top of #2173, this accelerates second-stage witness
generation for the main machine from ~35s to ~10s for the example
mentioned in #2173.
leonardoalt pushed a commit that referenced this pull request Nov 29, 2024
Cherry-picked from #2174

With this PR, we run all prover functions in parallel when solving for
the witness in `VmProcessor`. Interestingly, this didn't require any
changes to the order in which things are done: We already ran the
functions independently and applied the combined updates. So, this is a
classic map-reduce.

I think this change always makes sense, but is especially useful for the
prover functions we have to set bus accumulator values. For example, in
our RISC-V machine, the main machine has ~30 bus interactions, with a
fairly expensive prover function for each.

When used on top of #2173 and #2175, this accelerates second-stage
witness generation for the main machine from ~10s to ~6s for the example
mentioned in #2173.
leonardoalt pushed a commit that referenced this pull request Nov 29, 2024
Cherry-picked from #2174

When used on top of #2173, this accelerates second-stage witness
generation for the main machine from ~35s to ~10s for the example
mentioned in #2173.
Base automatically changed from fix-second-stage-witgen to main November 29, 2024 18:48
@georgwiese
Copy link
Collaborator Author

Superseded by #2191

@georgwiese georgwiese closed this Dec 3, 2024
@georgwiese georgwiese deleted the bus-prototype branch December 3, 2024 16:33
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant