Skip to content

Issues: povik/yosys-slang

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

9 Open 21 Closed
9 Open 21 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Platform-dependent assertion failure on simple input
#73 opened Dec 23, 2024 by Slaats7
7
Simpler sourcing of technology libraries in FPGA flows
#72 opened Dec 19, 2024 by gmsanchez
8
Feature unimplemented (xor X[N-1:0] (a, b, c)) enhancement New feature or request
#70 opened Dec 7, 2024 by miquelt9
1
Efficient handling of sparse memory initialization enhancement New feature or request
#69 opened Nov 21, 2024 by povik
Support ports w/o direct correspondence to a net/variable enhancement New feature or request
#67 opened Nov 2, 2024 by povik
1
lack of warnings/errors for unwanted latches enhancement New feature or request
#56 opened Oct 2, 2024 by astrollo
3
Failures in elaboration not caught in time bug Something isn't working
#50 opened Sep 13, 2024 by povik
Remove warning from the embedded cmake step enhancement New feature or request help wanted Extra attention is needed
#44 opened Sep 4, 2024 by povik
2
Emitting netlists with non-uniquified hierarchy enhancement New feature or request
#4 opened Jun 15, 2024 by povik
ProTip! Find all open issues with in progress development work with linked:pr.