Skip to content

@cad-polito-it CAD & Reliability Group

Change the repository type filter

All

    Repositories list

    17 repositories

    • byron

      Public
      An evolutionary source-code fuzzer
      optimizerevolutionary-algorithmsfuzzercomputational-intelligence
      Jupyter Notebook
      •
      Apache License 2.0
      •1•8•0•6•Updated Nov 22, 2024Nov 22, 2024

    • testcrush

      Public
      A Software Test Library compaction tool based on VC-Z01X.
      python3compactionzoixsoftware-test-library
      Python
      •
      MIT License
      •1•0•0•0•Updated Oct 24, 2024Oct 24, 2024

    • ase_riscv_gem5_sim

      Public
      RISCV Gem5 simulator flow for Architetture dei Sistemi di Elaborazione
      riscvgem5
      Python
      •
      GNU General Public License v2.0
      •2•10•1•0•Updated Oct 22, 2024Oct 22, 2024

    • dnn-benchmarks

      Public
      This repository is a comprehensive collection of benchmarks for Deep Neural Networks (DNNs), designed to evaluate and compare the performance of various models across different hardware configurations, frameworks, and datasets.
      Python
      •
      Apache License 2.0
      •0•2•0•0•Updated Oct 11, 2024Oct 11, 2024

    • SFIadvancedmodels

      Public
      Fault injection tool for reliability assessment of deep learning algorithm such as Neural Networks
      pythontestingneural-networkpytorchresiliencyfault-injection
      Python
      •0•0•0•0•Updated Sep 30, 2024Sep 30, 2024

    • pulpino_ri5cy_stls

      Public
      Stuck-At Software Test Libraries for the pulpino-ri5cy SoC
      stlpulpinosbstri5cyrisc-v-assembly
      Assembly
      •
      Apache License 2.0
      •0•4•0•0•Updated May 29, 2024May 29, 2024

    • r4ves

      Public
      RiscV Environment for Simulation (R4VES) is a generic and modular framework that eases the grunt work required in order to perform pre/post-synthesis logic and fault simulation on RISC-V cores based on Model/QuestaSim and Z01X.
      questasimrisc-vfault-simulationlogic-simulationstuck-at-faultszoix
      Verilog
      •
      Apache License 2.0
      •1•1•0•0•Updated May 28, 2024May 28, 2024

    • x-heep-tflite-cfoshw24

      Public
      Python
      •1•0•0•0•Updated Apr 26, 2024Apr 26, 2024

    • x-heep-femu-tflite-sdk

      Public
      X-HEEP-based FPGA EMUlation Platform (FEMU) Software Development Kit (SDK) with Tensorflow Lite for Microcontrollers support.
      C
      •9•0•0•0•Updated Apr 26, 2024Apr 26, 2024

    • tflite-micro-x-heep

      Public
      C++
      •
      Apache License 2.0
      •0•0•0•0•Updated Mar 2, 2024Mar 2, 2024

    • .github

      Public
      0•0•0•0•Updated Feb 26, 2024Feb 26, 2024

    • cv32e40p_tftlab

      Public
      CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
      SystemVerilog
      •
      Other
      •428•1•0•0•Updated Jan 28, 2024Jan 28, 2024

    • IPApproX

      Public
      Set of IP management tools used within the context of the PULP project
      Python
      •
      BSD 3-Clause "New" or "Revised" License
      •25•0•0•0•Updated Jul 26, 2023Jul 26, 2023

    • pulpino_testing

      Public
      SBST/FuSa environment for Pulpino - An open-source microcontroller system based on RISC-V
      C
      •
      Other
      •298•0•0•0•Updated Jul 26, 2023Jul 26, 2023

    • howto

      Public
      A collection of howto guides
      GNU General Public License v3.0
      •0•0•0•0•Updated Jul 16, 2023Jul 16, 2023

    • I99T

      Public
      ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino
      vhdlcircuitscadbenchmarks
      VHDL
      •
      European Union Public License 1.2
      •17•48•0•0•Updated Apr 2, 2023Apr 2, 2023

    • fenice

      Public
      Customizable fault-simulation and gate-level editing library for sequential circuits
      simulationcadevent-drivengate-level
      C
      •
      BSD 3-Clause "New" or "Revised" License
      •1•6•0•0•Updated Apr 20, 2021Apr 20, 2021