-
Notifications
You must be signed in to change notification settings - Fork 706
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Reorganize repository #1351
Merged
JeanRochCoulon
merged 4,189 commits into
openhwgroup:master
from
ThalesSiliconSecurity:merge-repos
Sep 7, 2023
Merged
Reorganize repository #1351
JeanRochCoulon
merged 4,189 commits into
openhwgroup:master
from
ThalesSiliconSecurity:merge-repos
Sep 7, 2023
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Configure ISACOV to not consider unaligned access for CVA6
ISA VERIF PLAN : Add sequence of instructions & add the ISA spec in the dvplan directory & point to the requirements
Signed-off-by: Jean-Roch Coulon <[email protected]>
…r_job1 Add CI job dedicated to CSR
gitlab-ci: update workflow to support cvvdev feature in CI_WEIGHT=full
ISACOV : Add decode imm for CS_TYPE
add Dhrystone and Coremark benchmarks
CVA6: Infrastructure improvements
CVA6: Adapt install-spike for bash source
Revert openhwgroup#1888 and openhwgroup#1846 to make the CI pass again
ci: add benchmarks pass/fail
Signed-off-by: Robin Pedersen <[email protected]>
add header to dashboard-done.yml
ISACOV : Add ifdef to avoid VCS compilation error due to unsupported 'with' key word
…oremark-score-update Update Coremark score after CVA6 openhwgroup#1230 PR
* util/README.md: New. * util/vendor.py: Ditto.
…CVA6. * vendor/riscv_riscv-isa-sim.vendor.hjson: New.
* vendor/riscv/riscv-isa-sim: Imported tree. * vendor/riscv_riscv-isa-sim.lock.hjson: New, generated by vendorization script.
* vendor/riscv/riscv-isa-sim/fesvr.mk.in: By default require installation of the shared libfesvr.
* vendor/riscv/riscv-isa-sim/riscv/extensions.cc (find_extension): Print the reason of dlopen() failure.
cathales
force-pushed
the
merge-repos
branch
from
September 4, 2023 10:38
060a77f
to
4a778d4
Compare
✔️ successful run, report available here. |
…-from-master Update cva6/dev from master
ISACOV : Add csr directed tests
Merging of cva6/dev to master
cathales
force-pushed
the
merge-repos
branch
from
September 7, 2023 09:18
4a778d4
to
f16d368
Compare
Co-authored-by: Côme Allart <[email protected]>
…cute tests Signed-off-by: Jean-Roch Coulon <[email protected]>
cathales
force-pushed
the
merge-repos
branch
from
September 7, 2023 10:11
f16d368
to
1dd9773
Compare
❌ failed run, report available here. |
1 similar comment
❌ failed run, report available here. |
✔️ successful run, report available here. |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Because of CVA6-related code in core-v-verif, modifications in CVA6 often require a modification in core-v-verif.
These pairs of PRs are time consuming for maintainers and require a complex continuous integration.
This repository interaction is complex for newcomers.
This PR:
cva6/
folder from the core-v-verif repository as averif/
folder in the CVA6 repository, keeping the history alive (with the same commit hashes, to make it easier to browse history across repositories).verif/core-v-verif/
(there are already many git submodules so it does not imply more knowledge for newcomers).Todo before merging:
Expected work after merging: