Update core/mmu_unify/cva6_mmu.sv

Co-authored-by: github-actions[bot] <41898282+github-actions[bot]@users.noreply.github.com>
openhwgroup · Feb 19, 2024 · f2c9357 · f2c9357
1 parent 3bd12fe
commit f2c9357
Showing 1 changed file with 1 addition and 1 deletion.
diff --git a/core/mmu_unify/cva6_mmu.sv b/core/mmu_unify/cva6_mmu.sv
@@ -363,7 +363,7 @@ module cva6_mmu
 
   // The instruction interface is a simple request response interface
   always_comb begin : instr_interface
-        // MMU disabled: just pass through
+    // MMU disabled: just pass through
     icache_areq_o.fetch_valid = icache_areq_i.fetch_req;
     // icache_areq_o.fetch_paddr  = icache_areq_i.fetch_vaddr[riscv::PLEN-1:0]; // play through in case we disabled address translation
     // // two potential exception sources: