Skip to content

Commit

Permalink
linting
Browse files Browse the repository at this point in the history
  • Loading branch information
AngelaGonzalezMarino committed Feb 19, 2024
1 parent 21acb14 commit 5e57510
Showing 1 changed file with 5 additions and 3 deletions.
8 changes: 5 additions & 3 deletions core/mmu_unify/cva6_mmu.sv
Original file line number Diff line number Diff line change
Expand Up @@ -498,7 +498,7 @@ module cva6_mmu

// if it didn't match any execute region throw an `Instruction Access Fault`
// or: if we are not translating, check PMPs immediately on the paddr
if ((!match_any_execute_region && (!ptw_error[0]|| HYP_EXT==0) ) || (!(|enable_translation_i[HYP_EXT:0]) && !pmp_instr_allow)) begin
if ((!match_any_execute_region && (!ptw_error[0]|| HYP_EXT==0) ) || (!(|enable_translation_i[HYP_EXT:0]) && !pmp_instr_allow))
if(HYP_EXT==1)
icache_areq_o.fetch_exception = {
riscv::INSTR_ACCESS_FAULT,
Expand All @@ -510,9 +510,11 @@ module cva6_mmu
};
else
icache_areq_o.fetch_exception = {
riscv::INSTR_ACCESS_FAULT, riscv::VLEN'(icache_areq_o.fetch_paddr[riscv::PLEN-1:(riscv::PLEN > riscv::VLEN) ? (riscv::PLEN - riscv::VLEN) : 0]), 1'b1
riscv::INSTR_ACCESS_FAULT,
riscv::VLEN'(icache_areq_o.fetch_paddr[riscv::PLEN-1:(riscv::PLEN > riscv::VLEN) ? (riscv::PLEN - riscv::VLEN) : 0]),
1'b1
};
end

end

// check for execute flag on memory
Expand Down

0 comments on commit 5e57510

Please sign in to comment.