Skip to content

Commit

Permalink
fix readme links (#2575)
Browse files Browse the repository at this point in the history
Fix dashboard and label links in README (see #2554 )
  • Loading branch information
valentinThomazic authored Nov 4, 2024
1 parent 9676d23 commit 51543db
Showing 1 changed file with 1 addition and 6 deletions.
7 changes: 1 addition & 6 deletions README.md
Original file line number Diff line number Diff line change
@@ -1,9 +1,4 @@
![Build Status](https://riscv-ci.pages.thales-invia.fr/dashboard/)


[CVA6 dashboard](util/toolchain-builder/README.md#Prerequisites)

# CVA6 RISC-V CPU
# CVA6 RISC-V CPU [![Build Status](https://github.com/openhwgroup/cva6/actions/workflows/ci.yml/badge.svg?branch=master)](https://github.com/openhwgroup/cva6/actions/workflows/ci.yml) [![CVA6 dashboard](https://riscv-ci.pages.thales-invia.fr/dashboard/badge.svg)](https://riscv-ci.pages.thales-invia.fr/dashboard/) [![GitHub release](https://img.shields.io/github/release/openhwgroup/cva6?include_prereleases=&sort=semver&color=blue)](https://github.com/openhwgroup/cva6/releases/)

CVA6 is a 6-stage, single-issue, in-order CPU which implements the 64-bit RISC-V instruction set. It fully implements I, M, A and C extensions as specified in Volume I: User-Level ISA V 2.3 as well as the draft privilege extension 1.10. It implements three privilege levels M, S, U to fully support a Unix-like operating system. Furthermore, it is compliant to the draft external debug spec 0.13.

Expand Down

0 comments on commit 51543db

Please sign in to comment.