Skip to content

Commit

Permalink
Bump verif/core-v-verif from fd68dfd to c7d2077
Browse files Browse the repository at this point in the history 
Bumps [verif/core-v-verif](https://github.com/openhwgroup/core-v-verif) from `fd68dfd` to `c7d2077`.
- [Release notes](https://github.com/openhwgroup/core-v-verif/releases)
- [Commits](openhwgroup/core-v-verif@fd68dfd...c7d2077)

---
updated-dependencies:
- dependency-name: verif/core-v-verif
  dependency-type: direct:production
...

Signed-off-by: dependabot[bot] <[email protected]>
  • Loading branch information
@dependabot @MarioOpenHWGroup
dependabot[bot] authored and MarioOpenHWGroup committed Feb 13, 2024
1 parent 3599839 commit 49f3bf9
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion verif/core-v-verif
Submodule core-v-verif updated 20 files
+206 −3 lib/uvm_agents/uvma_core_cntrl/uvma_core_cntrl_cfg.sv
+108 −6 lib/uvm_agents/uvma_core_cntrl/uvma_core_cntrl_tdefs.sv
+6 −6 lib/uvm_agents/uvma_rvfi/uvma_rvfi_agent.sv
+2 −0 lib/uvm_agents/uvma_rvfi/uvma_rvfi_cfg.sv
+13 −11 lib/uvm_agents/uvma_rvfi/uvma_rvfi_instr_mon.sv
+44 −48 lib/uvm_agents/uvma_rvfi/uvma_rvfi_utils.sv
+25 −1 lib/uvm_components/uvmc_rvfi_reference_model/uvmc_rvfi_reference_model.sv
+1 −0 lib/uvm_components/uvmc_rvfi_reference_model/uvmc_rvfi_reference_model_pkg.sv
+4 −4 lib/uvm_components/uvmc_rvfi_reference_model/uvmc_rvfi_spike.sv
+842 −0 vendor/patches/riscv/riscv-isa-sim/0014-hartid-param.patch
+89 −15 vendor/riscv/riscv-isa-sim/riscv/Params.cc
+70 −54 vendor/riscv/riscv-isa-sim/riscv/Params.h
+63 −38 vendor/riscv/riscv-isa-sim/riscv/Proc.cc
+2 −0 vendor/riscv/riscv-isa-sim/riscv/Proc.h
+31 −17 vendor/riscv/riscv-isa-sim/riscv/Simulation.cc
+2 −0 vendor/riscv/riscv-isa-sim/riscv/Simulation.h
+1 −0 vendor/riscv/riscv-isa-sim/riscv/processor.cc
+104 −66 vendor/riscv/riscv-isa-sim/riscv/riscv_dpi.cc
+4 −1 vendor/riscv/riscv-isa-sim/riscv/sim.cc
+23 −4 vendor/riscv/riscv-isa-sim/spike_main/spike.cc

0 comments on commit 49f3bf9

Please sign in to comment.