-
Notifications
You must be signed in to change notification settings - Fork 705
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Added CI job dedicated to MMU SV32 Tests
- Loading branch information
1 parent
abe6005
commit 1f62ca1
Showing
2 changed files
with
48 additions
and
0 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,31 @@ | ||
# Copyright 2021 Thales DIS design services SAS | ||
# | ||
# Licensed under the Solderpad Hardware Licence, Version 2.0 (the "License"); | ||
# you may not use this file except in compliance with the License. | ||
# SPDX-License-Identifier: Apache-2.0 WITH SHL-2.0 | ||
# You may obtain a copy of the License at https://solderpad.org/licenses/ | ||
# | ||
# Original Author: Jean-Roch COULON - Thales | ||
|
||
# where are the tools | ||
if ! [ -n "$RISCV" ]; then | ||
echo "Error: RISCV variable undefined" | ||
return | ||
fi | ||
|
||
# install the required tools | ||
source verif/regress/install-cva6.sh | ||
source verif/regress/install-riscv-dv.sh | ||
source verif/regress/install-riscv-arch-test.sh | ||
|
||
if ! [ -n "$DV_TARGET" ]; then | ||
DV_TARGET=cv32a6x | ||
fi | ||
|
||
if ! [ -n "$DV_SIMULATORS" ]; then | ||
DV_SIMULATORS=veri-testharness,spike | ||
fi | ||
|
||
cd verif/sim | ||
python3 cva6.py --testlist=../tests/testlist_riscv-mmu-sv32-arch-test-$DV_TARGET.yaml --target $DV_TARGET --iss_yaml=cva6.yaml --iss=$DV_SIMULATORS $DV_OPTS --linker=../tests/riscv-arch-test/riscv-target/spike/link.ld | ||
cd - |