Skip to content

Actions: openhwgroup/cva6

Verible

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
1,813 workflow runs
1,813 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Altera apu agilex7
Verible #1713: Pull request #2635 synchronize by AngelaGonzalezMarino
November 29, 2024 16:55 45s
November 29, 2024 16:55 45s
use dcache_assoc_width
Verible #1712: Pull request #2640 synchronize by AngelaGonzalezMarino
November 29, 2024 16:55 46s
November 29, 2024 16:55 46s
fix size of vectors when AxiNumWords=1
Verible #1711: Pull request #2639 synchronize by AngelaGonzalezMarino
November 29, 2024 16:55 45s
November 29, 2024 16:55 45s
Bump verif/core-v-verif from b7f57c1 to 9601c80
Verible #1710: Pull request #2642 synchronize by ASintzoff
November 29, 2024 16:29 48s
November 29, 2024 16:29 48s
Add Support for Digilent Arty-A7 100T FPGA Board
Verible #1709: Pull request #2581 synchronize by WorldofJARcraft
November 29, 2024 16:26 45s
November 29, 2024 16:26 45s
Provide the correct environment for doc build
Verible #1708: Pull request #2643 opened by valentinThomazic
November 29, 2024 16:21 53s
November 29, 2024 16:21 53s
Altera apu agilex7
Verible #1707: Pull request #2635 synchronize by AngelaGonzalezMarino
November 29, 2024 14:56 50s
November 29, 2024 14:56 50s
use dcache_assoc_width
Verible #1706: Pull request #2640 synchronize by AngelaGonzalezMarino
November 29, 2024 14:56 46s
November 29, 2024 14:56 46s
fix size of vectors when AxiNumWords=1
Verible #1705: Pull request #2639 synchronize by AngelaGonzalezMarino
November 29, 2024 14:55 45s
November 29, 2024 14:55 45s
Add support for Trace Ingress Port (TIP) on CVA6 V5.1.0
Verible #1704: Pull request #2601 synchronize by dassheladiya
November 29, 2024 14:18 47s
November 29, 2024 14:18 47s
Bump verif/core-v-verif from b7f57c1 to 9601c80
Verible #1703: Pull request #2642 opened by dependabot bot
November 29, 2024 14:04 48s
November 29, 2024 14:04 48s
Fix documentation build
Verible #1702: Pull request #2641 synchronize by valentinThomazic
November 29, 2024 13:30 49s
November 29, 2024 13:30 49s
Add Support for Digilent Arty-A7 100T FPGA Board
Verible #1701: Pull request #2581 synchronize by WorldofJARcraft
November 29, 2024 11:46 43s
November 29, 2024 11:46 43s
Fix documentation build
Verible #1700: Pull request #2641 opened by valentinThomazic
November 29, 2024 10:47 48s
November 29, 2024 10:47 48s
use dcache_assoc_width
Verible #1699: Pull request #2640 opened by AngelaGonzalezMarino
November 28, 2024 16:17 53s
November 28, 2024 16:17 53s
fix size of vectors when AxiNumWords=1
Verible #1698: Pull request #2639 opened by AngelaGonzalezMarino
November 28, 2024 16:05 47s
November 28, 2024 16:05 47s
Altera apu agilex7
Verible #1697: Pull request #2635 synchronize by AngelaGonzalezMarino
November 28, 2024 15:38 54s
November 28, 2024 15:38 54s
Altera apu agilex7
Verible #1696: Pull request #2635 synchronize by AngelaGonzalezMarino
November 28, 2024 13:28 57s
November 28, 2024 13:28 57s
Altera apu agilex7
Verible #1695: Pull request #2635 synchronize by AngelaGonzalezMarino
November 28, 2024 13:25 58s
November 28, 2024 13:25 58s
Altera opt 3
Verible #1694: Pull request #2613 synchronize by AngelaGonzalezMarino
November 28, 2024 12:22 53s
November 28, 2024 12:22 53s
Altera apu agilex7
Verible #1693: Pull request #2635 synchronize by AngelaGonzalezMarino
November 28, 2024 12:22 59s
November 28, 2024 12:22 59s
Altera apu agilex7
Verible #1692: Pull request #2635 synchronize by AngelaGonzalezMarino
November 28, 2024 12:21 1m 2s
November 28, 2024 12:21 1m 2s
Altera opt 3
Verible #1691: Pull request #2613 synchronize by AngelaGonzalezMarino
November 28, 2024 12:18 55s
November 28, 2024 12:18 55s
Altera opt 3
Verible #1690: Pull request #2613 synchronize by AngelaGonzalezMarino
November 28, 2024 12:08 51s
November 28, 2024 12:08 51s
Add support for Trace Ingress Port (TIP) on CVA6 V5.1.0
Verible #1689: Pull request #2601 synchronize by dassheladiya
November 28, 2024 11:38 57s
November 28, 2024 11:38 57s