Skip to content
ci

Implement only 1 dcache_ctrl instances when ACC and MMU_PRESENT are disabled #1634

Sign in to view logs

Implement only 1 dcache_ctrl instances when ACC and MMU_PRESENT are disabled

Implement only 1 dcache_ctrl instances when ACC and MMU_PRESENT are disabled #1634

Run time

Learn about OS pricing on GitHub Actions
Job Run time
riscv-tests (asm-tests, cv64a6_imafdc_sv39)
1h 13m 54s
riscv-tests (asm-tests, cv64a6_imafdc_sv39_wb)
2h 1m 42s
riscv-tests (mul, cv64a6_imafdc_sv39)
51m 43s
riscv-tests (mul, cv64a6_imafdc_sv39_wb)
44m 12s
riscv-tests (amo, cv64a6_imafdc_sv39)
23m 18s
riscv-tests (amo, cv64a6_imafdc_sv39_wb)
43m 24s
riscv-tests (fp, cv64a6_imafdc_sv39)
41m 12s
riscv-tests (fp, cv64a6_imafdc_sv39_wb)
46m 52s
riscv-tests (benchmarks, cv64a6_imafdc_sv39)
21m 21s
riscv-tests (benchmarks, cv64a6_imafdc_sv39_wb)
34m 27s
8h 22m 5s