-
Notifications
You must be signed in to change notification settings - Fork 201
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Special testing process for LVDS TTL #2532
base: master
Are you sure you want to change the base?
Conversation
default_ttl_out_name, _ = self.ttl_lvds[ttl_out_index] | ||
|
||
print("LVDS TTL channels are tested in groups of 4.") | ||
print("You can choose any channel within the group.") |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Would it be better to specify the group (channel % 4), or have it "align" to a group?
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
It already does it (?) - if you specify any channel in group ttl0...ttl3
, it will select that group.
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
As in, instead of asking for a channel, it would ask for a group (instead of ttl3, group 0). Especially here, where a unit of test is essentially a group anyway - you connect the RJ45 cable to one. Then you wouldn't have to calculate the lower boundary either.
It is a bit of a nitpick and functionally wouldn't change anything, but I would consider it being a bit confusing at a first glance.
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
I thought about it, but decided that it would confuse the tester more.
artiq/frontend/artiq_ddb_template.py
Outdated
@@ -140,18 +140,21 @@ def process_dio(self, rtio_offset, peripheral, num_channels=8): | |||
class_names[peripheral["bank_direction_high"]] | |||
] | |||
channel = count(0) | |||
board = peripheral["board"].lower() if "board" in peripheral else "" |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
.lower()?
|
||
print(f"*** Testing LVDS TTL") | ||
|
||
if len(self.ttl_lvds_ins) == 0: |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
if not self.ttl_lvds_ins:
Signed-off-by: Egor Savkin <[email protected]>
Signed-off-by: Egor Savkin <[email protected]>
Signed-off-by: Egor Savkin <[email protected]>
Signed-off-by: Egor Savkin <[email protected]>
If output channel is last, then there is one ports movement less Signed-off-by: Egor Savkin <[email protected]>
758c0ed
to
6365287
Compare
ARTIQ Pull Request
Description of Changes
Implements special testing process for LVDS TTL - needs it being set so that it has at least one group of inputs and outputs each.
Related Issue
Closes #2287
Type of Changes
Steps
All Pull Requests
Code Changes