Skip to content
pr-lint

Revert "[rtl] Fix counter reset value on FPGA" #247

Sign in to view logs

Revert "[rtl] Fix counter reset value on FPGA"

Revert "[rtl] Fix counter reset value on FPGA" #247

Triggered via pull request December 2, 2024 15:09
@nasahlpanasahlpa
opened #2229
revert-2226-fix_counter_reset_value
Status Success
Total duration 1m 1s
Artifacts 1

pr_lint.yml

on: pull_request
verible-lint
50s
verible-lint
Fit to window
Zoom out
Zoom in

Artifacts

Produced during runtime
Name Size
verible-linter
2.47 KB