Skip to content
View liuyic00's full-sized avatar

Highlights

  • Pro

Block or report liuyic00

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. iscas-tis/riscv-spec-core iscas-tis/riscv-spec-core Public

    Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.

    Scala 5 5

  2. iscas-tis/chicala iscas-tis/chicala Public

    Translate Chisel hardware design code to Scala simulation code.

    Scala 3