Skip to content

Commit

Permalink
Remove cv32a6_embedded configuration (openhwgroup#2246)
Browse files Browse the repository at this point in the history
  • Loading branch information
JeanRochCoulon authored Jun 14, 2024
1 parent e26267b commit cb6211b
Show file tree
Hide file tree
Showing 12 changed files with 10 additions and 2,135 deletions.
2 changes: 0 additions & 2 deletions .gitlab-ci/expected_synth.yml
Original file line number Diff line number Diff line change
@@ -1,4 +1,2 @@
cv32a6_embedded:
gates: 110095
cv32a65x:
gates: 128497
2 changes: 1 addition & 1 deletion .gitlab-ci/scripts/report_benchmark.py
Original file line number Diff line number Diff line change
Expand Up @@ -18,7 +18,7 @@
# Will fail if the number of cycles is different from this one
valid_cycles = {
'dhrystone': 217900,
'coremark': 665193,
'coremark': 686479,
}

for arg in sys.argv[1:]:
Expand Down
File renamed without changes.
18 changes: 6 additions & 12 deletions util/user_config.py
Original file line number Diff line number Diff line change
Expand Up @@ -253,15 +253,9 @@ def write_file(path, lines):
# Command line interface

if __name__ == "__main__":
if len(sys.argv) == 2:
target = sys.argv[1]
config = get_config(f"core/include/{target}_config_pkg.sv")
for k, v in config.items():
print(f"{k} = {v}")
elif len(sys.argv) > 1:
base, changes = parse_derive_args(sys.argv[1:])

input_file = f"core/include/{base}_config_pkg.sv"
output_file = "core/include/gen_config_pkg.sv"

derive_config(input_file, output_file, changes)
base, changes = parse_derive_args(sys.argv[1:])

input_file = f"core/include/{base}_config_pkg.sv"
output_file = "core/include/gen_config_pkg.sv"

derive_config(input_file, output_file, changes)
4 changes: 2 additions & 2 deletions verif/regress/coremark.sh
Original file line number Diff line number Diff line change
Expand Up @@ -78,14 +78,14 @@ cflags=(
-DNOPRINT
)

default_config="cv32a6_embedded"
default_config="cv32a65x"
isa="rv32imc_zba_zbb_zbc_zbs"

set -x
python3 cva6.py \
--target hwconfig \
--isa "$isa" \
--hwconfig_opts="$default_config +CVA6ConfigNrLoadPipeRegs=0" \
--hwconfig_opts="$default_config" \
--iss="$DV_SIMULATORS" \
--iss_yaml=cva6.yaml \
--c_tests "$src0" \
Expand Down
2 changes: 1 addition & 1 deletion verif/regress/smoke-gen_tests.sh
Original file line number Diff line number Diff line change
Expand Up @@ -24,7 +24,7 @@ source ./verif/regress/install-spike.sh
source verif/sim/setup-env.sh

if ! [ -n "$DV_TARGET" ]; then
DV_TARGET=cv32a6_embedded
DV_TARGET=cv32a65x
fi

if ! [ -n "$DV_SIMULATORS" ]; then
Expand Down
7 changes: 0 additions & 7 deletions verif/regress/smoke-tests.sh
Original file line number Diff line number Diff line change
Expand Up @@ -55,13 +55,6 @@ python3 cva6.py --target cv32a6_imac_sv32 --iss=$DV_SIMULATORS --iss_yaml=cva6.y
--gcc_opts="-static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g ../tests/custom/common/syscalls.c ../tests/custom/common/crt.S -lgcc -I../tests/custom/env -I../tests/custom/common" $DV_OPTS
make -C ../.. clean
make clean_all
python3 cva6.py --testlist=../tests/testlist_riscv-compliance-cv32a60x.yaml --test rv32i-I-ADD-01 --iss_yaml cva6.yaml --target cv32a6_embedded --iss=$DV_SIMULATORS $DV_OPTS
python3 cva6.py --testlist=../tests/testlist_riscv-tests-cv32a60x-p.yaml --test rv32ui-p-add --iss_yaml cva6.yaml --target cv32a6_embedded --iss=$DV_SIMULATORS $DV_OPTS
python3 cva6.py --testlist=../tests/testlist_riscv-arch-test-cv32a60x.yaml --test rv32im-cadd-01 --iss_yaml cva6.yaml --target cv32a6_embedded --iss=$DV_SIMULATORS $DV_OPTS --linker=../tests/riscv-arch-test/riscv-target/spike/link.ld
python3 cva6.py --target cv32a6_embedded --iss=$DV_SIMULATORS --iss_yaml=cva6.yaml --c_tests ../tests/custom/hello_world/hello_world.c --linker=../tests/custom/common/test.ld\
--gcc_opts="-static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g ../tests/custom/common/syscalls.c ../tests/custom/common/crt.S -lgcc -I../tests/custom/env -I../tests/custom/common" $DV_OPTS
make -C ../.. clean
make clean_all
python3 cva6.py --testlist=../tests/testlist_riscv-compliance-cv32a60x.yaml --test rv32i-I-ADD-01 --iss_yaml cva6.yaml --target cv32a65x --iss=$DV_SIMULATORS $DV_OPTS
python3 cva6.py --testlist=../tests/testlist_riscv-tests-cv32a60x-p.yaml --test rv32ui-p-add --iss_yaml cva6.yaml --target cv32a65x --iss=$DV_SIMULATORS $DV_OPTS
python3 cva6.py --testlist=../tests/testlist_riscv-arch-test-cv32a60x.yaml --test rv32im-cadd-01 --iss_yaml cva6.yaml --target cv32a65x --iss=$DV_SIMULATORS $DV_OPTS --linker=../tests/riscv-arch-test/riscv-target/spike/link.ld
Expand Down
4 changes: 0 additions & 4 deletions verif/sim/cva6.py
Original file line number Diff line number Diff line change
Expand Up @@ -997,10 +997,6 @@ def load_config(args, cwd):
elif args.target == "cv32a60x": # step1 configuration
args.mabi = "ilp32"
args.isa = "rv32imac_zba_zbb_zbs_zbc"
elif args.target == "cv32a6_embedded":
args.mabi = "ilp32"
args.isa = "rv32imc_zba_zbb_zbs_zbc"
args.priv = "m"
elif args.target == "cv32a65x":
args.mabi = "ilp32"
args.isa = "rv32imc_zba_zbb_zbs_zbc"
Expand Down
Loading

0 comments on commit cb6211b

Please sign in to comment.