Skip to content

Issues: intel/rohd

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

99 Open 150 Closed
99 Open 150 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Sequential triggers sampled within the conditionals get previous value rather than new triggered value bug Something isn't working
#531 opened Nov 25, 2024 by mkorbel1
Allow swizzles to be receivers of assignments in generated SystemVerilog for nets enhancement New feature or request
#530 opened Nov 22, 2024 by mkorbel1
Async reset can cause signals to show up late in generated waveforms in some cases bug Something isn't working
#528 opened Oct 29, 2024 by mkorbel1
Consts that inferWidth to 0-width generate SystemVerilog with 0-width bug Something isn't working
#527 opened Oct 14, 2024 by mkorbel1
Add documentation on Interfaces driving/receiving each other documentation Improvements or additions to documentation enhancement New feature or request
#524 opened Oct 4, 2024 by mkorbel1
Allow swizzling on Iterable instead of just List enhancement New feature or request good first issue Good for newcomers
#523 opened Oct 4, 2024 by mkorbel1
When replicating by 1, just return the 1 signal enhancement New feature or request good first issue Good for newcomers
#522 opened Oct 4, 2024 by mkorbel1
Add documentation for selectIndex and selectFrom in the user guide documentation Improvements or additions to documentation enhancement New feature or request
#520 opened Oct 4, 2024 by mkorbel1
PairInterface cloning should include subInterfaces as well enhancement New feature or request
#519 opened Oct 4, 2024 by mkorbel1
Expose & infer name on automations like flop, cases, mux, etc. enhancement New feature or request good first issue Good for newcomers
#517 opened Oct 3, 2024 by mkorbel1
A way to dispose of unnecessary Simulator subscriptions enhancement New feature or request
#516 opened Oct 2, 2024 by mkorbel1
1
Interface._setPort assertion should be an exception bug Something isn't working
#514 opened Sep 26, 2024 by mkorbel1
Add SystemVerilog generation control for top of module definition enhancement New feature or request
#513 opened Sep 26, 2024 by mkorbel1
Add automation to help with Lists of signals as ports of a module enhancement New feature or request
#512 opened Sep 18, 2024 by mkorbel1
Dart Static Metaprogramming (macros) for common automation enhancement New feature or request
#511 opened Sep 18, 2024 by mkorbel1
Partial assignment of Logic indices enhancement New feature or request
#510 opened Sep 17, 2024 by mkorbel1
"Default" values for FiniteStateMachines enhancement New feature or request
#509 opened Sep 17, 2024 by mkorbel1
Consistency for math helpers (isPow2, log2Ceil, etc.) enhancement New feature or request
#508 opened Sep 17, 2024 by mkorbel1
Best practices documentation for constructing reusable hardware documentation Improvements or additions to documentation enhancement New feature or request
#507 opened Sep 16, 2024 by mkorbel1
1
Deprecate Port, move to Logic.port for API consistency enhancement New feature or request
#506 opened Sep 11, 2024 by mkorbel1
Support VHDL enhancement New feature or request
#493 opened Jun 13, 2024 by mkorbel1
Buggy Assertion that tends to check for submodule contained in a module bug Something isn't working
#488 opened Jun 6, 2024 by sshankar4
@mkorbel1
Protect Const from having its value modified enhancement New feature or request
#486 opened May 30, 2024 by mkorbel1
Add selectIndex directly to LogicArray (and Logic?) to enable one-liner accesses in generated SV. enhancement New feature or request
#484 opened Apr 29, 2024 by mkorbel1
Add better tests for simulator phasing enhancement New feature or request
#479 opened Apr 2, 2024 by mkorbel1
ProTip! Adding no:label will show everything without a label.